URL https://opencores.org/ocsvn/dbg_interface/dbg_interface/trunk

Subversion Repositories dbg_interface

[/] [dbg_interface/] [tags/] [old_debug/] [rtl/] [verilog/] - Rev 40

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
40	Signal tdo_padoe_o changed back to tdo_padoen_o.	mohor	8132d 09h	/dbg_interface/tags/old_debug/rtl/verilog
39	tdo_padoen_o changed to tdo_padoe_o. Signal was always active high, just not named correctly.	mohor	8133d 10h	/dbg_interface/tags/old_debug/rtl/verilog
38	Few outputs for boundary scan chain added.	mohor	8146d 08h	/dbg_interface/tags/old_debug/rtl/verilog
37	tap_top and dbg_top modules are put into two separate modules. tap_top contains only tap state machine and related logic. dbg_top contains all logic necessery for debugging.	mohor	8146d 12h	/dbg_interface/tags/old_debug/rtl/verilog
36	Structure changed. Hooks for jtag chain added.	mohor	8150d 07h	/dbg_interface/tags/old_debug/rtl/verilog
33	LatchedJTAG_IR used when muxing TDO instead of JTAG_IR.	mohor	8180d 11h	/dbg_interface/tags/old_debug/rtl/verilog
32	Stupid bug that was entered by previous update fixed.	mohor	8181d 09h	/dbg_interface/tags/old_debug/rtl/verilog
31	trst synchronization is not needed and was removed.	mohor	8181d 10h	/dbg_interface/tags/old_debug/rtl/verilog
30	IDCODE bug fixed, chains reused to decreas size of core. Data is shifted-in not filled-in. Tested in hw.	mohor	8192d 15h	/dbg_interface/tags/old_debug/rtl/verilog
28	TDO and TDO Enable signal are separated into two signals.	mohor	8228d 12h	/dbg_interface/tags/old_debug/rtl/verilog
27	Warnings from synthesys tools fixed.	mohor	8242d 13h	/dbg_interface/tags/old_debug/rtl/verilog
26	Warnings from synthesys tools fixed.	mohor	8242d 13h	/dbg_interface/tags/old_debug/rtl/verilog
25	trst signal is synchronized to wb_clk_i.	mohor	8243d 09h	/dbg_interface/tags/old_debug/rtl/verilog
23	Trace disabled by default.	mohor	8250d 13h	/dbg_interface/tags/old_debug/rtl/verilog
22	Register length fixed.	mohor	8250d 13h	/dbg_interface/tags/old_debug/rtl/verilog
21	CRC is returned when chain selection data is transmitted.	mohor	8251d 09h	/dbg_interface/tags/old_debug/rtl/verilog
20	Crc generation is different for read or write commands. Small synthesys fixes.	mohor	8252d 12h	/dbg_interface/tags/old_debug/rtl/verilog
19	Wishbone data latched on wb_clk_i instead of risc_clk.	mohor	8264d 13h	/dbg_interface/tags/old_debug/rtl/verilog
18	Reset signals are not combined any more.	mohor	8266d 22h	/dbg_interface/tags/old_debug/rtl/verilog
17	dbg_timescale.v changed to timescale.v This is done for the simulation of few different cores in a single project.	mohor	8290d 11h	/dbg_interface/tags/old_debug/rtl/verilog

1 2 Next >

Show All

Browse

Tools

Subversion Repositories dbg_interface

[/] [dbg_interface/] [tags/] [old_debug/] [rtl/] [verilog/] - Rev 40

Filtering Options