OpenCores
URL https://opencores.org/ocsvn/dbg_interface/dbg_interface/trunk

Subversion Repositories dbg_interface

[/] [dbg_interface/] [tags/] [rel_21/] [bench/] [verilog] - Rev 93

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
93 tmp version. mohor 7584d 10h /dbg_interface/tags/rel_21/bench/verilog
92 temp version. mohor 7587d 13h /dbg_interface/tags/rel_21/bench/verilog
91 tmp version. mohor 7588d 08h /dbg_interface/tags/rel_21/bench/verilog
90 tmp version. mohor 7589d 03h /dbg_interface/tags/rel_21/bench/verilog
89 temp4 version. mohor 7590d 09h /dbg_interface/tags/rel_21/bench/verilog
88 temp3 version. mohor 7591d 04h /dbg_interface/tags/rel_21/bench/verilog
87 tmp2 version. mohor 7592d 09h /dbg_interface/tags/rel_21/bench/verilog
80 New version of the debug interface. Not finished, yet. mohor 7605d 07h /dbg_interface/tags/rel_21/bench/verilog
75 Simulation files. mohor 7666d 05h /dbg_interface/tags/rel_21/bench/verilog
73 CRC logic changed. mohor 7666d 05h /dbg_interface/tags/rel_21/bench/verilog
63 Three more chains added for cpu debug access. simons 7722d 07h /dbg_interface/tags/rel_21/bench/verilog
47 mon_cntl_o signals that controls monitor mux added. mohor 8200d 06h /dbg_interface/tags/rel_21/bench/verilog
38 Few outputs for boundary scan chain added. mohor 8256d 07h /dbg_interface/tags/rel_21/bench/verilog
36 Structure changed. Hooks for jtag chain added. mohor 8260d 06h /dbg_interface/tags/rel_21/bench/verilog
17 dbg_timescale.v changed to timescale.v This is done for the simulation of
few different cores in a single project.		 mohor 8400d 10h /dbg_interface/tags/rel_21/bench/verilog
15 bs_chain_o added. mohor 8402d 11h /dbg_interface/tags/rel_21/bench/verilog
13 Signal names changed to lowercase. mohor 8403d 11h /dbg_interface/tags/rel_21/bench/verilog
12 Wishbone interface added, few fixes for better performance,
hooks for boundary scan testing added.		 mohor 8404d 11h /dbg_interface/tags/rel_21/bench/verilog
11 Changes connected to the OpenRISC access (SPR read, SPR write). mohor 8425d 07h /dbg_interface/tags/rel_21/bench/verilog
9 Working version. Few bugs fixed, comments added. mohor 8429d 11h /dbg_interface/tags/rel_21/bench/verilog

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.