OpenCores
URL https://opencores.org/ocsvn/dbg_interface/dbg_interface/trunk

Subversion Repositories dbg_interface

[/] [dbg_interface/] [tags/] [rel_21/] [rtl] - Rev 63

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
63 Three more chains added for cpu debug access. simons 7622d 16h /dbg_interface/tags/rel_21/rtl
61 Lapsus fixed. simons 7650d 16h /dbg_interface/tags/rel_21/rtl
59 Reset value for riscsel register set to 1. simons 7650d 16h /dbg_interface/tags/rel_21/rtl
57 Multiple cpu support added. simons 7650d 18h /dbg_interface/tags/rel_21/rtl
53 Trst active high. Inverted on higher layer. mohor 7917d 15h /dbg_interface/tags/rel_21/rtl
52 Trst signal is not inverted here any more. Inverted on higher layer !!!. mohor 7917d 16h /dbg_interface/tags/rel_21/rtl
51 WISHBONE Scan Chain is changed to reflect state of the WISHBONE access (WBInProgress bit added). Internal counter is used (counts 256 wb_clk cycles) and when counter exceeds that value, wb_cyc_o is negated. mohor 7945d 03h /dbg_interface/tags/rel_21/rtl
47 mon_cntl_o signals that controls monitor mux added. mohor 8100d 15h /dbg_interface/tags/rel_21/rtl
46 Asynchronous reset used instead of synchronous. mohor 8108d 21h /dbg_interface/tags/rel_21/rtl
45 tdo_padoen_o changed to tdo_padoe_o. Signal is active high. mohor 8115d 17h /dbg_interface/tags/rel_21/rtl
44 Signal names changed to lower case. mohor 8115d 17h /dbg_interface/tags/rel_21/rtl
43 Intentional error removed. mohor 8120d 17h /dbg_interface/tags/rel_21/rtl
42 A block for checking possible simulation/synthesis missmatch added. mohor 8120d 19h /dbg_interface/tags/rel_21/rtl
41 Function changed to logic because of some synthesis warnings. mohor 8128d 16h /dbg_interface/tags/rel_21/rtl
40 Signal tdo_padoe_o changed back to tdo_padoen_o. mohor 8142d 16h /dbg_interface/tags/rel_21/rtl
39 tdo_padoen_o changed to tdo_padoe_o. Signal was always active high, just
not named correctly.
mohor 8143d 17h /dbg_interface/tags/rel_21/rtl
38 Few outputs for boundary scan chain added. mohor 8156d 15h /dbg_interface/tags/rel_21/rtl
37 tap_top and dbg_top modules are put into two separate modules. tap_top
contains only tap state machine and related logic. dbg_top contains all
logic necessery for debugging.
mohor 8156d 19h /dbg_interface/tags/rel_21/rtl
36 Structure changed. Hooks for jtag chain added. mohor 8160d 14h /dbg_interface/tags/rel_21/rtl
33 LatchedJTAG_IR used when muxing TDO instead of JTAG_IR. mohor 8190d 18h /dbg_interface/tags/rel_21/rtl

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.