OpenCores
URL https://opencores.org/ocsvn/dbg_interface/dbg_interface/trunk

Subversion Repositories dbg_interface

[/] [dbg_interface/] [tags/] [rel_22] - Rev 81

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
81 New directory structure. New version of the debug interface.
Files that are not needed removed.		 mohor 7537d 18h /dbg_interface/tags/rel_22
80 New version of the debug interface. Not finished, yet. mohor 7537d 19h /dbg_interface/tags/rel_22
77 MBIST chain connection fixed. mohor 7598d 15h /dbg_interface/tags/rel_22
75 Simulation files. mohor 7598d 17h /dbg_interface/tags/rel_22
74 Removed. mohor 7598d 17h /dbg_interface/tags/rel_22
73 CRC logic changed. mohor 7598d 17h /dbg_interface/tags/rel_22
71 Mbist support added. simons 7601d 00h /dbg_interface/tags/rel_22
70 A pdf copy of existing doc document. simons 7608d 01h /dbg_interface/tags/rel_22
69 WBCNTL added, multiple CPU support described. simons 7628d 15h /dbg_interface/tags/rel_22
67 Lower two address lines must be always zero. simons 7633d 19h /dbg_interface/tags/rel_22
65 WB_CNTL register added, some syncronization fixes. simons 7634d 19h /dbg_interface/tags/rel_22
63 Three more chains added for cpu debug access. simons 7654d 19h /dbg_interface/tags/rel_22
61 Lapsus fixed. simons 7682d 19h /dbg_interface/tags/rel_22
59 Reset value for riscsel register set to 1. simons 7682d 20h /dbg_interface/tags/rel_22
57 Multiple cpu support added. simons 7682d 21h /dbg_interface/tags/rel_22
56 Revision 1.6. Trst changed to active high !!!. In order to be compliant with the
standard, reset needs to be negated on the upper layer.		 mohor 7949d 17h /dbg_interface/tags/rel_22
55 Revision 1.6. Trst changed to active high !!!. In order to be compliant with the
standard, reset needs to be negated on the upper layer.		 mohor 7949d 17h /dbg_interface/tags/rel_22
53 Trst active high. Inverted on higher layer. mohor 7949d 19h /dbg_interface/tags/rel_22
52 Trst signal is not inverted here any more. Inverted on higher layer !!!. mohor 7949d 19h /dbg_interface/tags/rel_22
51 WISHBONE Scan Chain is changed to reflect state of the WISHBONE access (WBInProgress bit added). Internal counter is used (counts 256 wb_clk cycles) and when counter exceeds that value, wb_cyc_o is negated. mohor 7977d 07h /dbg_interface/tags/rel_22

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.