OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] - Rev 355

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
355 Import Julius Baxter's verilator hints from ORPSoC olof 4681d 17h /ethmac
354 Whitespace cleanup olof 4681d 17h /ethmac
353 Inherit fixes for bit width of constants from ORPSoC olof 4683d 19h /ethmac
352 Removed delayed assignments from rtl code olof 4688d 01h /ethmac
351 Turn defines into parameters in eth_cop olof 4696d 14h /ethmac
350 Turn M[1-2]_ADDRESSED_S[1-2] defines into wires olof 4696d 15h /ethmac
349 Make all parameters configurable from top level olof 4697d 16h /ethmac
348 Added option to dump VCD files olof 4698d 15h /ethmac
347 Added information about running with Icarus Verilog olof 4698d 15h /ethmac
346 Updated project location olof 4698d 17h /ethmac
345 Temporarily disable failing tests olof 4698d 19h /ethmac
344 bit 9 in phy control register is self clearing olof 4704d 21h /ethmac
343 Address miss should not be asserted on short frames olof 4708d 17h /ethmac
342 Added cast to avoid inequality when comparing different data types olof 4708d 17h /ethmac
341 Reset AdressMiss signal on new frames to prevent reporting the old status if new frame is short olof 4708d 17h /ethmac
340 Don't fail if log dir already exists olof 4709d 15h /ethmac
339 Added basic support for Icarus Verilog olof 4710d 14h /ethmac
338 root 5502d 20h /ethmac
337 root 5558d 22h /ethernet
336 Added old uploaded documents to new repository. root 5560d 01h /ethernet

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.