OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [branches/] [unneback/] [rtl] - Rev 284

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
284 Busy was set 2 cycles too late. Reported by Dennis Scott. mohor 7850d 21h /ethmac/branches/unneback/rtl
283 RxBDAddress was updated also when value to r_TxBDNum was written with
greater value than allowed.		 mohor 7878d 15h /ethmac/branches/unneback/rtl
280 Reset has priority in some flipflops. mohor 7956d 16h /ethmac/branches/unneback/rtl
278 A new bug (entered with previous update) fixed. When abort occured sometimes
data transmission was blocked.		 mohor 7956d 18h /ethmac/branches/unneback/rtl
277 When padding was enabled and crc disabled, frame was not ended correctly. mohor 7956d 18h /ethmac/branches/unneback/rtl
276 Defer indication changed. tadejm 7956d 18h /ethmac/branches/unneback/rtl
275 Fix MTxErr or prevent sending too big frames. mohor 7963d 22h /ethmac/branches/unneback/rtl
272 When control packets were received, they were ignored in some cases. tadejm 7964d 17h /ethmac/branches/unneback/rtl
270 When receiving normal data frame and RxFlow control was switched on, RXB
interrupt was not set.		 mohor 7965d 19h /ethmac/branches/unneback/rtl
269 When in full duplex, transmit was sometimes blocked. Fixed. mohor 7966d 19h /ethmac/branches/unneback/rtl
264 Registers RxStatusWrite_rck and RxStatusWriteLatched were not used
anywhere. Removed.		 mohor 8025d 18h /ethmac/branches/unneback/rtl
261 Rx Flow control fixed. CF flag added to the RX buffer descriptor. RxAbort
synchronized.		 mohor 8026d 05h /ethmac/branches/unneback/rtl
259 In loopback rx_clk is not looped back. Possible CRC error. Consider if usage
of additional logic is necessery (FIFO for looping the data).		 mohor 8027d 07h /ethmac/branches/unneback/rtl
257 When TxUsedData and CtrlMux occur at the same time, byte counter needs
to be incremented by 2. Signal IncrementByteCntBy2 added for that reason.		 mohor 8027d 07h /ethmac/branches/unneback/rtl
256 TxDone and TxAbort changed so they're not propagated to the wishbone
module when control frame is transmitted.		 mohor 8027d 07h /ethmac/branches/unneback/rtl
255 TPauseRq synchronized to tx_clk. mohor 8027d 07h /ethmac/branches/unneback/rtl
253 r_MiiMRst is not used for resetting the MIIM module. wb_rst used instead. mohor 8028d 13h /ethmac/branches/unneback/rtl
251 When control frame (PAUSE) was sent, status was written in the
eth_wishbone module and both TXB and TXC interrupts were set. Fixed.
Only TXC interrupt is set.		 mohor 8028d 14h /ethmac/branches/unneback/rtl
250 AddressMiss status is connecting to the Rx BD. AddressMiss is identifying
that a frame was received because of the promiscous mode.		 mohor 8028d 14h /ethmac/branches/unneback/rtl
248 wb_rst_i is used for MIIM reset. mohor 8029d 14h /ethmac/branches/unneback/rtl

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.