OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [branches/] [unneback] - Rev 268

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
268 Release 1.19. Control frame description changed. mohor 7931d 11h /ethmac/branches/unneback
267 Full duplex control frames tested. mohor 7931d 13h /ethmac/branches/unneback
266 Flow control test almost finished. mohor 7936d 12h /ethmac/branches/unneback
264 Registers RxStatusWrite_rck and RxStatusWriteLatched were not used
anywhere. Removed.		 mohor 7936d 16h /ethmac/branches/unneback
263 test_mac_full_duplex_flow_control tests pretty much finished.
TEST 0: INSERT CONTROL FRM. WHILE TRANSMITTING NORMAL
FRM. AT 4 TX BD ( 10Mbps ) finished.
TEST 2: RECEIVE CONTROL FRAMES WITH PASSALL OPTION
TURNED OFF AT ONE RX BD ( 10Mbps ) finished.		 mohor 7937d 03h /ethmac/branches/unneback
262 Version 1.18 released.
MIIMRST (Reset of the MIIM module) not used any more in the MIIMODER
register. Control Frame bit (CF) added to the RX buffer descriptor. Control
frame detection section updated.		 mohor 7937d 03h /ethmac/branches/unneback
261 Rx Flow control fixed. CF flag added to the RX buffer descriptor. RxAbort
synchronized.		 mohor 7937d 03h /ethmac/branches/unneback
260 test_mac_full_duplex_flow test 0 finished. Sending the control (PAUSE) frame
finished.		 mohor 7937d 15h /ethmac/branches/unneback
259 In loopback rx_clk is not looped back. Possible CRC error. Consider if usage
of additional logic is necessery (FIFO for looping the data).		 mohor 7938d 05h /ethmac/branches/unneback
257 When TxUsedData and CtrlMux occur at the same time, byte counter needs
to be incremented by 2. Signal IncrementByteCntBy2 added for that reason.		 mohor 7938d 05h /ethmac/branches/unneback
256 TxDone and TxAbort changed so they're not propagated to the wishbone
module when control frame is transmitted.		 mohor 7938d 05h /ethmac/branches/unneback
255 TPauseRq synchronized to tx_clk. mohor 7938d 05h /ethmac/branches/unneback
254 Temp version. mohor 7939d 09h /ethmac/branches/unneback
253 r_MiiMRst is not used for resetting the MIIM module. wb_rst used instead. mohor 7939d 11h /ethmac/branches/unneback
252 Just some updates. tadejm 7939d 12h /ethmac/branches/unneback
251 When control frame (PAUSE) was sent, status was written in the
eth_wishbone module and both TXB and TXC interrupts were set. Fixed.
Only TXC interrupt is set.		 mohor 7939d 12h /ethmac/branches/unneback
250 AddressMiss status is connecting to the Rx BD. AddressMiss is identifying
that a frame was received because of the promiscous mode.		 mohor 7939d 12h /ethmac/branches/unneback
248 wb_rst_i is used for MIIM reset. mohor 7940d 12h /ethmac/branches/unneback
246 Since r_Rst bit is not used any more, default value is changed to 0xa000. mohor 7943d 15h /ethmac/branches/unneback
245 Rev 1.7. mohor 7944d 09h /ethmac/branches/unneback

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.