OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_13/] [rtl/] [verilog/] [eth_wishbone.v] - Rev 239

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
239 RxError is not generated when small frame reception is enabled and small
frames are received.		 tadejm 7872d 10h /ethmac/tags/rel_13/rtl/verilog/eth_wishbone.v
229 case changed to casex. mohor 7898d 12h /ethmac/tags/rel_13/rtl/verilog/eth_wishbone.v
227 Changed BIST scan signals. tadejm 7898d 16h /ethmac/tags/rel_13/rtl/verilog/eth_wishbone.v
226 Igor added WB burst support and repaired BUG when handling TX under-run and retry. tadejm 7898d 17h /ethmac/tags/rel_13/rtl/verilog/eth_wishbone.v
221 TxStatus is written after last access to the TX fifo is finished (in case of abort
or retry). TxDone is fixed.		 mohor 7902d 16h /ethmac/tags/rel_13/rtl/verilog/eth_wishbone.v
219 txfifo_cnt and rxfifo_cnt counters width is defined in the eth_define.v file,
TxDone and TxRetry are generated after the current WISHBONE access is
finished.		 mohor 7905d 17h /ethmac/tags/rel_13/rtl/verilog/eth_wishbone.v
210 BIST added. mohor 7906d 16h /ethmac/tags/rel_13/rtl/verilog/eth_wishbone.v
167 Sometimes both RxB_IRQ and RxE_IRQ were activated. Bug fixed. mohor 7935d 18h /ethmac/tags/rel_13/rtl/verilog/eth_wishbone.v
166 Reception is possible after RxPointer is read and not after BD is read. For
that reason RxBDReady is changed to RxReady.
Busy_IRQ interrupt connected. When there is no RxBD ready and frame
comes, interrupt is generated.		 mohor 7936d 19h /ethmac/tags/rel_13/rtl/verilog/eth_wishbone.v
164 Ethernet debug registers removed. mohor 7936d 22h /ethmac/tags/rel_13/rtl/verilog/eth_wishbone.v
159 Async reset for WB_ACK_O removed (when core was in reset, it was
impossible to access BDs).
RxPointers and TxPointers names changed to be more descriptive.
TxUnderRun synchronized.		 mohor 7938d 16h /ethmac/tags/rel_13/rtl/verilog/eth_wishbone.v
150 Debug registers reg1, 2, 3, 4 connected. Synchronization of many signals
changed (bugs fixed). Access to un-alligned buffers fixed. RxAbort signal
was not used OK.		 mohor 7942d 14h /ethmac/tags/rel_13/rtl/verilog/eth_wishbone.v
134 Register TX_BD_NUM is changed so it contains value of the Tx buffer descriptors. No
need to multiply or devide any more.		 mohor 7963d 13h /ethmac/tags/rel_13/rtl/verilog/eth_wishbone.v
127 WriteRxDataToMemory signal changed so end of frame (when last word is
written to fifo) is changed.		 mohor 7983d 14h /ethmac/tags/rel_13/rtl/verilog/eth_wishbone.v
119 Ram , used for BDs changed from generic_spram to eth_spram_256x32. mohor 7985d 17h /ethmac/tags/rel_13/rtl/verilog/eth_wishbone.v
118 ShiftEnded synchronization changed. mohor 7989d 08h /ethmac/tags/rel_13/rtl/verilog/eth_wishbone.v
115 RxBDAddress takes `ETH_TX_BD_NUM_DEF value after reset. mohor 7990d 16h /ethmac/tags/rel_13/rtl/verilog/eth_wishbone.v
113 RxPointer bug fixed. mohor 7998d 06h /ethmac/tags/rel_13/rtl/verilog/eth_wishbone.v
112 Previous bug wasn't succesfully removed. Now fixed. mohor 7998d 19h /ethmac/tags/rel_13/rtl/verilog/eth_wishbone.v
111 Master state machine had a bug when switching from master write to
master read.		 mohor 7999d 09h /ethmac/tags/rel_13/rtl/verilog/eth_wishbone.v

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.