URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_14/] [rtl/] [verilog/] - Rev 244

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
244	r_Rst signal does not reset any module any more and is removed from the design.	mohor	7877d 12h	/ethmac/tags/rel_14/rtl/verilog
242	Late collision is reported only when not in the full duplex. Sample is taken (for status) as soon as MRxDV is not valid (regardless of the received byte cnt).	tadejm	7878d 08h	/ethmac/tags/rel_14/rtl/verilog
241	StartIdle state changed (not important the size of the packet). StartData1 activates only while ByteCnt is smaller than the MaxFrame.	tadejm	7878d 08h	/ethmac/tags/rel_14/rtl/verilog
240	All modules are reset with wb_rst instead of the r_Rst. Exception is MII module.	tadejm	7878d 08h	/ethmac/tags/rel_14/rtl/verilog
239	RxError is not generated when small frame reception is enabled and small frames are received.	tadejm	7878d 08h	/ethmac/tags/rel_14/rtl/verilog
238	Defines fixed to use generic RAM by default.	mohor	7890d 12h	/ethmac/tags/rel_14/rtl/verilog
236	State machine goes from idle to the defer state when CarrierSense is 1. FCS (CRC appending) fixed to check the CrcEn bit also when padding is necessery.	mohor	7892d 18h	/ethmac/tags/rel_14/rtl/verilog
232	fpga define added.	mohor	7898d 12h	/ethmac/tags/rel_14/rtl/verilog
229	case changed to casex.	mohor	7904d 10h	/ethmac/tags/rel_14/rtl/verilog
227	Changed BIST scan signals.	tadejm	7904d 14h	/ethmac/tags/rel_14/rtl/verilog
226	Igor added WB burst support and repaired BUG when handling TX under-run and retry.	tadejm	7904d 15h	/ethmac/tags/rel_14/rtl/verilog
221	TxStatus is written after last access to the TX fifo is finished (in case of abort or retry). TxDone is fixed.	mohor	7908d 15h	/ethmac/tags/rel_14/rtl/verilog
219	txfifo_cnt and rxfifo_cnt counters width is defined in the eth_define.v file, TxDone and TxRetry are generated after the current WISHBONE access is finished.	mohor	7911d 15h	/ethmac/tags/rel_14/rtl/verilog
218	Typo error fixed. (When using Bist)	mohor	7911d 17h	/ethmac/tags/rel_14/rtl/verilog
214	Signals for WISHBONE B3 compliant interface added.	mohor	7912d 14h	/ethmac/tags/rel_14/rtl/verilog
213	Defines changed to have ETH_ prolog. ETH_WISHBONE_B# define added.	mohor	7912d 14h	/ethmac/tags/rel_14/rtl/verilog
212	Minor $display change.	mohor	7912d 14h	/ethmac/tags/rel_14/rtl/verilog
211	Bist added.	mohor	7912d 14h	/ethmac/tags/rel_14/rtl/verilog
210	BIST added.	mohor	7912d 14h	/ethmac/tags/rel_14/rtl/verilog
204	ETH_VIRTUAL_SILICON_RAM supported (for ASIC implementation).	mohor	7929d 12h	/ethmac/tags/rel_14/rtl/verilog

1 2 Next >

Show All

Browse

Tools

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_14/] [rtl/] [verilog/] - Rev 244

Filtering Options