OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_18/] [rtl/] [verilog/] [eth_top.v] - Rev 270

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
270 When receiving normal data frame and RxFlow control was switched on, RXB
interrupt was not set.		 mohor 7888d 04h /ethmac/tags/rel_18/rtl/verilog/eth_top.v
261 Rx Flow control fixed. CF flag added to the RX buffer descriptor. RxAbort
synchronized.		 mohor 7948d 14h /ethmac/tags/rel_18/rtl/verilog/eth_top.v
255 TPauseRq synchronized to tx_clk. mohor 7949d 16h /ethmac/tags/rel_18/rtl/verilog/eth_top.v
253 r_MiiMRst is not used for resetting the MIIM module. wb_rst used instead. mohor 7950d 22h /ethmac/tags/rel_18/rtl/verilog/eth_top.v
250 AddressMiss status is connecting to the Rx BD. AddressMiss is identifying
that a frame was received because of the promiscous mode.		 mohor 7950d 23h /ethmac/tags/rel_18/rtl/verilog/eth_top.v
248 wb_rst_i is used for MIIM reset. mohor 7951d 23h /ethmac/tags/rel_18/rtl/verilog/eth_top.v
244 r_Rst signal does not reset any module any more and is removed from the design. mohor 7955d 22h /ethmac/tags/rel_18/rtl/verilog/eth_top.v
240 All modules are reset with wb_rst instead of the r_Rst. Exception is MII module. tadejm 7956d 18h /ethmac/tags/rel_18/rtl/verilog/eth_top.v
227 Changed BIST scan signals. tadejm 7982d 23h /ethmac/tags/rel_18/rtl/verilog/eth_top.v
218 Typo error fixed. (When using Bist) mohor 7990d 03h /ethmac/tags/rel_18/rtl/verilog/eth_top.v
214 Signals for WISHBONE B3 compliant interface added. mohor 7990d 23h /ethmac/tags/rel_18/rtl/verilog/eth_top.v
210 BIST added. mohor 7991d 00h /ethmac/tags/rel_18/rtl/verilog/eth_top.v
202 CsMiss added. When address between 0x800 and 0xfff is accessed within
Ethernet Core, error acknowledge is generated.		 mohor 8010d 23h /ethmac/tags/rel_18/rtl/verilog/eth_top.v
168 CarrierSenseLost bug fixed when operating in full duplex mode. mohor 8019d 01h /ethmac/tags/rel_18/rtl/verilog/eth_top.v
164 Ethernet debug registers removed. mohor 8021d 06h /ethmac/tags/rel_18/rtl/verilog/eth_top.v
161 Error acknowledge is generated when accessing BDs and RST bit in the
MODER register (r_Rst) is set.		 mohor 8022d 03h /ethmac/tags/rel_18/rtl/verilog/eth_top.v
149 Signals related to the control frames connected. Debug registers reg1, 2, 3, 4
connected.		 mohor 8026d 21h /ethmac/tags/rel_18/rtl/verilog/eth_top.v
125 RxAbort changed. Packets received with MRxErr (from PHY) are also
aborted.		 mohor 8067d 22h /ethmac/tags/rel_18/rtl/verilog/eth_top.v
114 EXTERNAL_DMA removed. External DMA not supported. mohor 8075d 21h /ethmac/tags/rel_18/rtl/verilog/eth_top.v
106 Outputs registered. Reset changed for eth_wishbone module. mohor 8151d 06h /ethmac/tags/rel_18/rtl/verilog/eth_top.v

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.