OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_19/] [rtl/] [verilog/] [eth_wishbone.v] - Rev 127

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
127 WriteRxDataToMemory signal changed so end of frame (when last word is
written to fifo) is changed.		 mohor 8044d 23h /ethmac/tags/rel_19/rtl/verilog/eth_wishbone.v
119 Ram , used for BDs changed from generic_spram to eth_spram_256x32. mohor 8047d 02h /ethmac/tags/rel_19/rtl/verilog/eth_wishbone.v
118 ShiftEnded synchronization changed. mohor 8050d 17h /ethmac/tags/rel_19/rtl/verilog/eth_wishbone.v
115 RxBDAddress takes `ETH_TX_BD_NUM_DEF value after reset. mohor 8052d 02h /ethmac/tags/rel_19/rtl/verilog/eth_wishbone.v
113 RxPointer bug fixed. mohor 8059d 15h /ethmac/tags/rel_19/rtl/verilog/eth_wishbone.v
112 Previous bug wasn't succesfully removed. Now fixed. mohor 8060d 05h /ethmac/tags/rel_19/rtl/verilog/eth_wishbone.v
111 Master state machine had a bug when switching from master write to
master read.		 mohor 8060d 18h /ethmac/tags/rel_19/rtl/verilog/eth_wishbone.v
110 m_wb_cyc_o signal released after every single transfer. mohor 8060d 21h /ethmac/tags/rel_19/rtl/verilog/eth_wishbone.v
106 Outputs registered. Reset changed for eth_wishbone module. mohor 8128d 08h /ethmac/tags/rel_19/rtl/verilog/eth_wishbone.v
105 Compiler directives added. Tx and Rx fifo size incremented. A "late collision"
bug fixed.		 mohor 8137d 09h /ethmac/tags/rel_19/rtl/verilog/eth_wishbone.v
97 Small typo fixed. lampret 8163d 02h /ethmac/tags/rel_19/rtl/verilog/eth_wishbone.v
96 Any address can be used for Tx and Rx BD pointers. Address does not need
to be aligned.		 mohor 8167d 02h /ethmac/tags/rel_19/rtl/verilog/eth_wishbone.v
91 Comments in Slovene language removed. mohor 8173d 05h /ethmac/tags/rel_19/rtl/verilog/eth_wishbone.v
90 casex changed with case, fifo reset changed. mohor 8173d 05h /ethmac/tags/rel_19/rtl/verilog/eth_wishbone.v
88 rx_fifo was not always cleared ok. Fixed. mohor 8183d 02h /ethmac/tags/rel_19/rtl/verilog/eth_wishbone.v
87 Status was not latched correctly sometimes. Fixed. mohor 8183d 04h /ethmac/tags/rel_19/rtl/verilog/eth_wishbone.v
86 Big Endian problem when sending frames fixed. mohor 8184d 11h /ethmac/tags/rel_19/rtl/verilog/eth_wishbone.v
82 Byte ordering changed (Big Endian used). casex changed with case because
Xilinx Foundation had problems. Tested in HW. It WORKS.		 mohor 8189d 23h /ethmac/tags/rel_19/rtl/verilog/eth_wishbone.v
80 Small fixes for external/internal DMA missmatches. mohor 8194d 01h /ethmac/tags/rel_19/rtl/verilog/eth_wishbone.v
77 Interrupts changed mohor 8194d 02h /ethmac/tags/rel_19/rtl/verilog/eth_wishbone.v

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.