OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_26] - Rev 40

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
40 Both rx and tx part are finished. Tested with wb_clk_i between 10 and 200
MHz. Statuses, overrun, control frame transmission and reception still need
to be fixed.		 mohor 8167d 17h /ethmac/tags/rel_26
39 Tx part finished. TxStatus needs to be fixed. Pause request needs to be
added.		 mohor 8171d 21h /ethmac/tags/rel_26
38 Initial version. Equals to eth_wishbonedma.v at this moment. mohor 8180d 23h /ethmac/tags/rel_26
37 Link in the header changed. mohor 8180d 23h /ethmac/tags/rel_26
36 TX_BD_NUM register added instead of the RB_BD_ADDR. mohor 8226d 21h /ethmac/tags/rel_26
35 RX_BD_NUM changed to TX_BD_NUM. Few typos corrected. mohor 8229d 18h /ethmac/tags/rel_26
34 RX_BD_NUM changed to TX_BD_NUM (holds number of TX descriptors
instead of the number of RX descriptors).		 mohor 8229d 19h /ethmac/tags/rel_26
33 ETH_RX_BD_ADR register deleted. ETH_RX_BD_NUM is used instead. mohor 8229d 23h /ethmac/tags/rel_26
32 ETH_RX_BD_ADR register deleted. ETH_RX_BD_NUM is used instead. mohor 8229d 23h /ethmac/tags/rel_26
31 RX_BD_NUM register added instead of the RB_BD_ADDR. mohor 8230d 00h /ethmac/tags/rel_26
30 BD section updated. mohor 8231d 20h /ethmac/tags/rel_26
29 Generic memory model is used. Defines are changed for the same reason. mohor 8251d 19h /ethmac/tags/rel_26
28 New release. Name changed to lower case. mohor 8254d 11h /ethmac/tags/rel_26
27 File names changed to lower case. mohor 8254d 11h /ethmac/tags/rel_26
26 First release of product brief. mohor 8254d 11h /ethmac/tags/rel_26
25 First release of product brief. mohor 8254d 11h /ethmac/tags/rel_26
24 Log file added. mohor 8276d 22h /ethmac/tags/rel_26
23 Number of addresses (wb_adr_i) minimized. mohor 8276d 22h /ethmac/tags/rel_26
22 eth_timescale.v changed to timescale.v This is done because of the
simulation of the few cores in a one joined project.		 mohor 8277d 01h /ethmac/tags/rel_26
21 Status signals changed, Adress decoding changed, interrupt controller
added.		 mohor 8277d 21h /ethmac/tags/rel_26

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.