URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_27/] [rtl/] [verilog/] [eth_spram_256x32.v] - Rev 335

Rev	Log message	Author	Age	Path
335	New directory structure.	root	5570d 14h	/ethmac/tags/rel_27/rtl/verilog/eth_spram_256x32.v
324	This commit was manufactured by cvs2svn to create tag 'rel_27'.		7344d 14h	/ethmac/tags/rel_27/rtl/verilog/eth_spram_256x32.v
312	Corrected address mismatch for xilinx RAMB4_S8 model which has wider address than RAMB4_S16.	tadejm	7491d 12h	/ethmac/tags/rel_27/rtl/verilog/eth_spram_256x32.v
306	Lapsus fixed (!we -> ~we).	simons	7492d 09h	/ethmac/tags/rel_27/rtl/verilog/eth_spram_256x32.v
304	WISHBONE slave changed and tested from only 32-bit accesss to byte access.	tadejm	7514d 06h	/ethmac/tags/rel_27/rtl/verilog/eth_spram_256x32.v
302	mbist signals updated according to newest convention	markom	7540d 17h	/ethmac/tags/rel_27/rtl/verilog/eth_spram_256x32.v
297	Artisan ram instance added.	simons	7604d 08h	/ethmac/tags/rel_27/rtl/verilog/eth_spram_256x32.v
227	Changed BIST scan signals.	tadejm	7904d 07h	/ethmac/tags/rel_27/rtl/verilog/eth_spram_256x32.v
210	BIST added.	mohor	7912d 08h	/ethmac/tags/rel_27/rtl/verilog/eth_spram_256x32.v
204	ETH_VIRTUAL_SILICON_RAM supported (for ASIC implementation).	mohor	7929d 06h	/ethmac/tags/rel_27/rtl/verilog/eth_spram_256x32.v
122	ethernet spram added. So far a generic ram and xilinx RAMB4 are used.	mohor	7991d 08h	/ethmac/tags/rel_27/rtl/verilog/eth_spram_256x32.v