OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_27] - Rev 250

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
250 AddressMiss status is connecting to the Rx BD. AddressMiss is identifying
that a frame was received because of the promiscous mode.		 mohor 7878d 05h /ethmac/tags/rel_27
248 wb_rst_i is used for MIIM reset. mohor 7879d 05h /ethmac/tags/rel_27
246 Since r_Rst bit is not used any more, default value is changed to 0xa000. mohor 7882d 08h /ethmac/tags/rel_27
245 Rev 1.7. mohor 7883d 02h /ethmac/tags/rel_27
244 r_Rst signal does not reset any module any more and is removed from the design. mohor 7883d 04h /ethmac/tags/rel_27
243 Late collision is not reported any more. tadejm 7883d 10h /ethmac/tags/rel_27
242 Late collision is reported only when not in the full duplex.
Sample is taken (for status) as soon as MRxDV is not valid (regardless
of the received byte cnt).		 tadejm 7884d 00h /ethmac/tags/rel_27
241 StartIdle state changed (not important the size of the packet).
StartData1 activates only while ByteCnt is smaller than the MaxFrame.		 tadejm 7884d 00h /ethmac/tags/rel_27
240 All modules are reset with wb_rst instead of the r_Rst. Exception is MII module. tadejm 7884d 00h /ethmac/tags/rel_27
239 RxError is not generated when small frame reception is enabled and small
frames are received.		 tadejm 7884d 00h /ethmac/tags/rel_27
238 Defines fixed to use generic RAM by default. mohor 7896d 05h /ethmac/tags/rel_27
236 State machine goes from idle to the defer state when CarrierSense is 1. FCS (CRC appending) fixed to check the CrcEn bit also when padding is necessery. mohor 7898d 10h /ethmac/tags/rel_27
235 rev 4. mohor 7899d 01h /ethmac/tags/rel_27
234 Figure list assed to the revision 3. mohor 7899d 09h /ethmac/tags/rel_27
233 Revision 0.3 released. Some figures added. mohor 7899d 09h /ethmac/tags/rel_27
232 fpga define added. mohor 7904d 04h /ethmac/tags/rel_27
231 Description of Core Modules added (figure). mohor 7906d 05h /ethmac/tags/rel_27
229 case changed to casex. mohor 7910d 02h /ethmac/tags/rel_27
227 Changed BIST scan signals. tadejm 7910d 06h /ethmac/tags/rel_27
226 Igor added WB burst support and repaired BUG when handling TX under-run and retry. tadejm 7910d 07h /ethmac/tags/rel_27

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.