OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [trunk/] [bench] - Rev 117

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
117 Clock mrx_clk set to 2.5 MHz. mohor 8016d 06h /ethmac/trunk/bench
116 Testing environment also includes traffic cop, memory interface and host
interface.		 mohor 8016d 06h /ethmac/trunk/bench
108 Testbench supports unaligned accesses. mohor 8093d 10h /ethmac/trunk/bench
107 TX_BUF_BASE changed. mohor 8093d 10h /ethmac/trunk/bench
92 Some defines that are used in testbench only were moved to tb_eth_defines.v
file.		 mohor 8138d 07h /ethmac/trunk/bench
80 Small fixes for external/internal DMA missmatches. mohor 8159d 03h /ethmac/trunk/bench
67 EXTERNAL_DMA used instead of WISHBONE_DMA. mohor 8169d 07h /ethmac/trunk/bench
66 Testbench fixed, code simplified, unused signals removed. mohor 8169d 13h /ethmac/trunk/bench
51 Added separate tests for Multicast, Unicast, Broadcast billditt 8171d 00h /ethmac/trunk/bench
49 HASH0 and HASH1 register read/write added. mohor 8173d 00h /ethmac/trunk/bench
41 non-DMA host interface added. Select the right configutation in eth_defines. mohor 8179d 06h /ethmac/trunk/bench
36 TX_BD_NUM register added instead of the RB_BD_ADDR. mohor 8239d 08h /ethmac/trunk/bench
23 Number of addresses (wb_adr_i) minimized. mohor 8289d 09h /ethmac/trunk/bench
22 eth_timescale.v changed to timescale.v This is done because of the
simulation of the few cores in a one joined project.		 mohor 8289d 11h /ethmac/trunk/bench
19 Defines changed (All precede with ETH_). Small changes because some
tools generate warnings when two operands are together. Synchronization
between two clocks domains in eth_wishbonedma.v is changed (due to ASIC
demands).		 mohor 8314d 05h /ethmac/trunk/bench
17 Signal names changed on the top level for easier pad insertion (ASIC). mohor 8354d 06h /ethmac/trunk/bench
15 A define FPGA added to select between Artisan RAM (for ASIC) and Block Ram (For Virtex).
Include files fixed to contain no path.
File names and module names changed ta have a eth_ prologue in the name.
File eth_timescale.v is used to define timescale
All pin names on the top module are changed to contain _I, _O or _OE at the end.
Bidirectional signal MDIO is changed to three signals (Mdc_O, Mdi_I, Mdo_O
and Mdo_OE. The bidirectional signal must be created on the top level. This
is done due to the ASIC tools.		 mohor 8363d 05h /ethmac/trunk/bench
12 Directory structure changed. Files checked and joind together. mohor 8369d 22h /ethmac/trunk/bench

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.