URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [trunk/] [rtl/] [verilog] - Rev 232

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
232	fpga define added.	mohor	8058d 10h	/ethmac/trunk/rtl/verilog
229	case changed to casex.	mohor	8064d 08h	/ethmac/trunk/rtl/verilog
227	Changed BIST scan signals.	tadejm	8064d 12h	/ethmac/trunk/rtl/verilog
226	Igor added WB burst support and repaired BUG when handling TX under-run and retry.	tadejm	8064d 13h	/ethmac/trunk/rtl/verilog
221	TxStatus is written after last access to the TX fifo is finished (in case of abort or retry). TxDone is fixed.	mohor	8068d 13h	/ethmac/trunk/rtl/verilog
219	txfifo_cnt and rxfifo_cnt counters width is defined in the eth_define.v file, TxDone and TxRetry are generated after the current WISHBONE access is finished.	mohor	8071d 13h	/ethmac/trunk/rtl/verilog
218	Typo error fixed. (When using Bist)	mohor	8071d 15h	/ethmac/trunk/rtl/verilog
214	Signals for WISHBONE B3 compliant interface added.	mohor	8072d 12h	/ethmac/trunk/rtl/verilog
213	Defines changed to have ETH_ prolog. ETH_WISHBONE_B# define added.	mohor	8072d 12h	/ethmac/trunk/rtl/verilog
212	Minor $display change.	mohor	8072d 12h	/ethmac/trunk/rtl/verilog
211	Bist added.	mohor	8072d 12h	/ethmac/trunk/rtl/verilog
210	BIST added.	mohor	8072d 13h	/ethmac/trunk/rtl/verilog
204	ETH_VIRTUAL_SILICON_RAM supported (for ASIC implementation).	mohor	8089d 11h	/ethmac/trunk/rtl/verilog
203	Virtual Silicon RAM might be used in the ASIC implementation of the ethernet core.	mohor	8089d 11h	/ethmac/trunk/rtl/verilog
202	CsMiss added. When address between 0x800 and 0xfff is accessed within Ethernet Core, error acknowledge is generated.	mohor	8092d 12h	/ethmac/trunk/rtl/verilog
168	CarrierSenseLost bug fixed when operating in full duplex mode.	mohor	8100d 14h	/ethmac/trunk/rtl/verilog
167	Sometimes both RxB_IRQ and RxE_IRQ were activated. Bug fixed.	mohor	8101d 15h	/ethmac/trunk/rtl/verilog
166	Reception is possible after RxPointer is read and not after BD is read. For that reason RxBDReady is changed to RxReady. Busy_IRQ interrupt connected. When there is no RxBD ready and frame comes, interrupt is generated.	mohor	8102d 15h	/ethmac/trunk/rtl/verilog
165	HASH improvement needed.	mohor	8102d 18h	/ethmac/trunk/rtl/verilog
164	Ethernet debug registers removed.	mohor	8102d 18h	/ethmac/trunk/rtl/verilog

1 2 Next >

Show All

Browse

Tools

Subversion Repositories ethmac

[/] [ethmac/] [trunk/] [rtl/] [verilog] - Rev 232

Filtering Options