OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [trunk] - Rev 340

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
340 Don't fail if log dir already exists olof 4732d 12h /ethmac/trunk
339 Added basic support for Icarus Verilog olof 4733d 11h /ethmac/trunk
338 root 5525d 17h /ethmac/trunk
335 New directory structure. root 5582d 22h /ethernet/trunk
334 Minor fixes for Icarus simulator. igorm 7031d 01h /trunk
333 Some small fixes + some troubles fixed. igorm 7031d 12h /trunk
332 Case statement improved for synthesys. igorm 7044d 18h /trunk
331 Tests for delayed CRC and defer indication added. igorm 7059d 19h /trunk
330 Warning fixes. igorm 7059d 20h /trunk
329 Defer indication fixed. igorm 7059d 21h /trunk
328 Delayed CRC fixed. igorm 7059d 21h /trunk
327 Defer indication fixed. igorm 7059d 21h /trunk
326 Delayed CRC fixed. igorm 7059d 21h /trunk
325 Defer indication fixed. igorm 7059d 22h /trunk
323 Accidently deleted line put back. igorm 7356d 22h /trunk
321 - Bug connected to the TX_BD_NUM_Wr signal fixed (bug came in with the
previous update of the core.
- TxBDAddress is set to 0 after the TX is enabled in the MODER register.
- RxBDAddress is set to r_TxBDNum<<1 after the RX is enabled in the MODER
register. (thanks to Mathias and Torbjorn)
- Multicast reception was fixed. Thanks to Ulrich Gries
igorm 7360d 17h /trunk
320 TX_BD_NUM_Wr error fixed. Error was entered with the last check-in. igorm 7360d 21h /trunk
319 Latest Ethernet IP core testbench. tadejm 7391d 16h /trunk
318 Latest Ethernet IP core testbench. tadejm 7391d 16h /trunk
317 Multicast detection fixed. Only the LSB of the first byte is checked. igorm 7400d 23h /trunk

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.