OpenCores
URL https://opencores.org/ocsvn/ft816float/ft816float/trunk

Subversion Repositories ft816float

[/] [ft816float/] [trunk/] [rtl/] [positVerilog] - Rev 48

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
48 - refactoring to use packages robfinch 1326d 15h /ft816float/trunk/rtl/positVerilog
47 - added fully pipelined multiplier + test bench robfinch 1327d 11h /ft816float/trunk/rtl/positVerilog
46 - improved posit to int rounding fractions robfinch 1330d 04h /ft816float/trunk/rtl/positVerilog
45 - add posit to integer function robfinch 1330d 07h /ft816float/trunk/rtl/positVerilog
44 - revised addsub unit robfinch 1341d 02h /ft816float/trunk/rtl/positVerilog
43 - added posit divide robfinch 1343d 23h /ft816float/trunk/rtl/positVerilog
42 - posit fused dot product robfinch 1522d 07h /ft816float/trunk/rtl/positVerilog
41 - mul bug fix robfinch 1523d 10h /ft816float/trunk/rtl/positVerilog
40 - add isqrt2 robfinch 1523d 17h /ft816float/trunk/rtl/positVerilog
39 - added posit square root operation robfinch 1523d 18h /ft816float/trunk/rtl/positVerilog
38 - adding posit multiplier robfinch 1526d 05h /ft816float/trunk/rtl/positVerilog
36 - adding posit number support robfinch 1526d 13h /ft816float/trunk/rtl/positVerilog

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.