OpenCores
URL https://opencores.org/ocsvn/ha1588/ha1588/trunk

Subversion Repositories ha1588

[/] [ha1588/] [tags/] [v1p1/] [sim/] [top/] [wave.do] - Rev 40

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
40 Release version 1.1 edn_walter 4485d 03h /ha1588/tags/v1p1/sim/top/wave.do
37 Timestamp format in the queue = null_16bit + timeStamp1s_48bit + timeStamp1ns_32bit + msgId_4bit + ckSum_12bit + seqId_16bit edn_walter 4486d 04h /ha1588/tags/v1p1/sim/top/wave.do
29 Added multicycle timing constraint to ptp_parser.v, which works at data rate of (32bit * 4 gmii_clk cycle). Fmax can exceed 250MHz. edn_walter 4488d 22h /ha1588/tags/v1p1/sim/top/wave.do
24 Added test cases for top-level testbench to cover both RTC and TSU. edn_walter 4492d 00h /ha1588/tags/v1p1/sim/top/wave.do
23 Added CDC hand-shaking for RTC time reading operation. edn_walter 4492d 18h /ha1588/tags/v1p1/sim/top/wave.do
22 RTC reset will clear ACC counter, but not clear ACC counter incremental. edn_walter 4492d 22h /ha1588/tags/v1p1/sim/top/wave.do
21 Added structure for top-level simulation. Systemverilog DPI will be used to emulate the SW operation of PTP application. edn_walter 4493d 18h /ha1588/tags/v1p1/sim/top/wave.do

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.