OpenCores
URL https://opencores.org/ocsvn/ha1588/ha1588/trunk

Subversion Repositories ha1588

[/] [ha1588/] [trunk/] [sim/] [top/] [ptp_drv_bfm/] [ptp_drv_bfm.c] - Rev 34

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
34 Added LGPL file header to all copyrighted files. edn_walter 4558d 08h /ha1588/trunk/sim/top/ptp_drv_bfm/ptp_drv_bfm.c
33 Redefined memory map. RTC and TSU now have separate address spans, can be easily divided into to independent modules. edn_walter 4558d 09h /ha1588/trunk/sim/top/ptp_drv_bfm/ptp_drv_bfm.c
31 Added hand-shaking for the TSU data reading. edn_walter 4559d 05h /ha1588/trunk/sim/top/ptp_drv_bfm/ptp_drv_bfm.c
26 Updated test case. edn_walter 4561d 06h /ha1588/trunk/sim/top/ptp_drv_bfm/ptp_drv_bfm.c
24 Added test cases for top-level testbench to cover both RTC and TSU. edn_walter 4562d 07h /ha1588/trunk/sim/top/ptp_drv_bfm/ptp_drv_bfm.c
23 Added CDC hand-shaking for RTC time reading operation. edn_walter 4563d 01h /ha1588/trunk/sim/top/ptp_drv_bfm/ptp_drv_bfm.c
22 RTC reset will clear ACC counter, but not clear ACC counter incremental. edn_walter 4563d 05h /ha1588/trunk/sim/top/ptp_drv_bfm/ptp_drv_bfm.c
21 Added structure for top-level simulation. Systemverilog DPI will be used to emulate the SW operation of PTP application. edn_walter 4564d 01h /ha1588/trunk/sim/top/ptp_drv_bfm/ptp_drv_bfm.c

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.