OpenCores
URL https://opencores.org/ocsvn/i2c/i2c/trunk

Subversion Repositories i2c

[/] [i2c/] [tags/] [rel_1/] - Rev 36

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
36 Fixed cmd_ack generation item (no bug). rherveille 7774d 09h /i2c/tags/rel_1
35 Fixed a bug where the core would trigger an erroneous 'arbitration lost' interrupt after being reset, when the reset pulse width < 3 clk cycles. rherveille 7807d 23h /i2c/tags/rel_1
34 Fixed a few 'arbitration lost' bugs. VHDL version only. rherveille 7811d 21h /i2c/tags/rel_1
33 Fixed a bug in the Command Register declaration. rherveille 7834d 07h /i2c/tags/rel_1
32 Multi-master capabilities added to the core. Changed documentation accordingly.
Updated some timing diagrams.		 rherveille 7844d 06h /i2c/tags/rel_1
31 Core is now a Multimaster I2C controller. rherveille 7848d 07h /i2c/tags/rel_1
30 Small code simplifications rherveille 7848d 07h /i2c/tags/rel_1
29 Core is now a Multimaster I2C controller rherveille 7848d 08h /i2c/tags/rel_1
28 *** empty log message *** rherveille 7874d 01h /i2c/tags/rel_1
27 Cleaned up code rherveille 7874d 01h /i2c/tags/rel_1
26 *** empty log message *** rherveille 7877d 09h /i2c/tags/rel_1
25 Added timing tests to i2c_model.
Updated testbench.		 rherveille 7905d 05h /i2c/tags/rel_1
24 Fixed some reported minor start/stop generation timing issuess. rherveille 7905d 05h /i2c/tags/rel_1
23 *** empty log message *** rherveille 8032d 10h /i2c/tags/rel_1
22 Fixed a small timing bug in the bit controller.\nAdded verilog simulation environment. rherveille 8042d 16h /i2c/tags/rel_1
21 no message rherveille 8128d 16h /i2c/tags/rel_1
20 Added Appendix A rherveille 8128d 16h /i2c/tags/rel_1
19 Fixed some race conditions in the i2c-slave model.
Added debug information.
Added headers.		 rherveille 8132d 13h /i2c/tags/rel_1
18 no message rherveille 8159d 09h /i2c/tags/rel_1
17 C-include file.
Initial release		 rherveille 8247d 13h /i2c/tags/rel_1

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.