URL https://opencores.org/ocsvn/i2c/i2c/trunk

Subversion Repositories i2c

[/] [i2c/] [trunk/] [rtl/] [vhdl/] [i2c_master_bit_ctrl.vhd] - Rev 76

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
76	Updated filter_cnt generation	rherveille	5285d 10h	/i2c/trunk/rtl/vhdl/i2c_master_bit_ctrl.vhd
75	Fixed sSDA generation	rherveille	5291d 07h	/i2c/trunk/rtl/vhdl/i2c_master_bit_ctrl.vhd
72	Fixed AL generation Added median filter on SDA and SCL inputs	rherveille	5430d 04h	/i2c/trunk/rtl/vhdl/i2c_master_bit_ctrl.vhd
68	New directory structure.	root	5738d 22h	/i2c/trunk/rtl/vhdl/i2c_master_bit_ctrl.vhd
67	Fixed slave_wait clocked event syntax	rherveille	5772d 00h	/i2c/trunk/rtl/vhdl/i2c_master_bit_ctrl.vhd
66	Fixed type iscl_oen instead of scl_oen	rherveille	5786d 23h	/i2c/trunk/rtl/vhdl/i2c_master_bit_ctrl.vhd
64	Added SCL clock synchronization logic Fixed slave_wait signal generation	rherveille	5787d 09h	/i2c/trunk/rtl/vhdl/i2c_master_bit_ctrl.vhd
60	Added missing semicolons ';' on endif	rherveille	6619d 08h	/i2c/trunk/rtl/vhdl/i2c_master_bit_ctrl.vhd
59	fixed short scl high pulse after clock stretch	rherveille	6624d 09h	/i2c/trunk/rtl/vhdl/i2c_master_bit_ctrl.vhd
53	Fixed previous fix :) Made a variable vs signal mistake.	rherveille	7506d 08h	/i2c/trunk/rtl/vhdl/i2c_master_bit_ctrl.vhd
52	Fixed a bug where the core would signal an arbitration lost (AL bit set), when another master controls the bus and the other master generates a STOP bit.	rherveille	7506d 09h	/i2c/trunk/rtl/vhdl/i2c_master_bit_ctrl.vhd
48	Fixed a bug in the arbitration-lost signal generation. VHDL version only.	rherveille	7576d 12h	/i2c/trunk/rtl/vhdl/i2c_master_bit_ctrl.vhd
39	Forgot an 'end if' :-/	rherveille	7775d 05h	/i2c/trunk/rtl/vhdl/i2c_master_bit_ctrl.vhd
38	Fixed a bug in the Arbitration Lost generation caused by delay on the (external) sda line. Fixed a potential bug in the byte controller's host-acknowledge generation.	rherveille	7778d 13h	/i2c/trunk/rtl/vhdl/i2c_master_bit_ctrl.vhd
35	Fixed a bug where the core would trigger an erroneous 'arbitration lost' interrupt after being reset, when the reset pulse width < 3 clk cycles.	rherveille	7963d 20h	/i2c/trunk/rtl/vhdl/i2c_master_bit_ctrl.vhd
34	Fixed a few 'arbitration lost' bugs. VHDL version only.	rherveille	7967d 18h	/i2c/trunk/rtl/vhdl/i2c_master_bit_ctrl.vhd
31	Core is now a Multimaster I2C controller.	rherveille	8004d 04h	/i2c/trunk/rtl/vhdl/i2c_master_bit_ctrl.vhd
27	Cleaned up code	rherveille	8029d 22h	/i2c/trunk/rtl/vhdl/i2c_master_bit_ctrl.vhd
24	Fixed some reported minor start/stop generation timing issuess.	rherveille	8061d 02h	/i2c/trunk/rtl/vhdl/i2c_master_bit_ctrl.vhd
22	Fixed a small timing bug in the bit controller.\nAdded verilog simulation environment.	rherveille	8198d 12h	/i2c/trunk/rtl/vhdl/i2c_master_bit_ctrl.vhd

1 2 Next >

Show All

Browse

Tools

Subversion Repositories i2c

[/] [i2c/] [trunk/] [rtl/] [vhdl/] [i2c_master_bit_ctrl.vhd] - Rev 76

Filtering Options