OpenCores
URL https://opencores.org/ocsvn/ion/ion/trunk

Subversion Repositories ion

[/] [ion/] [trunk/] [vhdl/] [SoC/] [mips_soc.vhdl] - Rev 234

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
234 Added a few GPIO registers to the SoC, updated the DE-1 'top' file to drive the SD interface with the GPIO signals. ja_rd 4224d 12h /ion/trunk/vhdl/SoC/mips_soc.vhdl
233 Fixed top entity for De-1 demos: Bootstrap BRAM size is now taken from a constant in the obj code package. ja_rd 4243d 00h /ion/trunk/vhdl/SoC/mips_soc.vhdl
224 MCU entity gutted and transformed into a SoC entity
Different UART, new generics...
ja_rd 4371d 18h /ion/trunk/vhdl/SoC/mips_soc.vhdl
223 MCU entity renamed to SoC, moved to separate SoC directory ja_rd 4371d 18h /ion/trunk/vhdl/SoC/mips_soc.vhdl
200 CPU interrupt input changed to 8-bit vector
Other modules changed accordingly
Interrupts still missing; this is just preparing the interface
ja_rd 4696d 11h /ion/trunk/vhdl/demo/mips_mpu.vhdl
193 Major test bench reorganization:
1.- TB now uses same object code as synthesizable demo.
2.- TB now simulates full MPU system.
3.- Console logging moved to TB package.
4.- Code sample makefiles and modelsim script updated accordingly.
ja_rd 4698d 03h /ion/trunk/vhdl/demo/mips_mpu.vhdl
191 Separated object code stuff from mcu entity
Object code related stuff now lives in separate file
Makefiles for code samples updated accordingly
Old mcu template deprecated but still in place
ja_rd 4702d 12h /ion/trunk/vhdl/demo/mips_mpu.vhdl
188 updated hello demo mpu file ja_rd 4711d 05h /ion/trunk/vhdl/demo/mips_mpu.vhdl
138 updated simulation & synthesis pre-generated entities
('hello' code sample)
ja_rd 4756d 11h /ion/trunk/vhdl/demo/mips_mpu.vhdl
129 updated pregenerated demo ('hello') ja_rd 4759d 09h /ion/trunk/vhdl/demo/mips_mpu.vhdl
119 Updated pre-generated simulation and synthesis demos ja_rd 4814d 12h /ion/trunk/vhdl/demo/mips_mpu.vhdl
98 CPU rd and wr data address buses unified ja_rd 4847d 16h /ion/trunk/vhdl/demo/mips_mpu.vhdl
94 Pregenerated demo 'hello' files updated ja_rd 4858d 13h /ion/trunk/vhdl/demo/mips_mpu.vhdl
76 Adapted pregenerated vhdl files to latest changes ja_rd 4868d 10h /ion/trunk/vhdl/demo/mips_mpu.vhdl
68 Updated pre-generated vhdl files ja_rd 4869d 03h /ion/trunk/vhdl/demo/mips_mpu.vhdl
59 cleaned up top vhdl module of demo
moved reset sync ff chain to top module
updated pre-generated demo file
ja_rd 4870d 17h /ion/trunk/vhdl/demo/mips_mpu.vhdl
57 updated precompiled demo:
single 32-bit BROM instead of 4x8-bit
ja_rd 4871d 05h /ion/trunk/vhdl/demo/mips_mpu.vhdl
46 First version of cache: stub, 1-word cache
Stub cache tested on simulation and HW, just a stub
Adapted CPU stall logic to 1st version of cache
Adapted all other modules for compatibility with cache
ja_rd 4871d 09h /ion/trunk/vhdl/demo/mips_mpu.vhdl
40 pre-generated 'hello' demo updated ja_rd 4875d 12h /ion/trunk/vhdl/demo/mips_mpu.vhdl
2 First commit (includes 'hello' demo) ja_rd 4880d 16h /ion/trunk/vhdl/demo/mips_mpu.vhdl

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.