OpenCores
URL https://opencores.org/ocsvn/ion/ion/trunk

Subversion Repositories ion

[/] [ion/] [trunk/] [vhdl/] [demo] - Rev 240

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
240 Added a few comments and minor changes to the DE-1 top entity. ja_rd 4378d 08h /ion/trunk/vhdl/demo
234 Added a few GPIO registers to the SoC, updated the DE-1 'top' file to drive the SD interface with the GPIO signals. ja_rd 4379d 08h /ion/trunk/vhdl/demo
233 Fixed top entity for De-1 demos: Bootstrap BRAM size is now taken from a constant in the obj code package. ja_rd 4397d 20h /ion/trunk/vhdl/demo
227 Removed modules no longer used:
code_rom_pkg replaced by new package in SoC directory.
RS232 sub-modules replaced by new UART
ja_rd 4526d 13h /ion/trunk/vhdl/demo
226 Updated demo and test bench to use new SoC entity. ja_rd 4526d 13h /ion/trunk/vhdl/demo
214 Updated pre-generated 'Hello' demo, recompiled and retested with the latest changes. ja_rd 4537d 12h /ion/trunk/vhdl/demo
200 CPU interrupt input changed to 8-bit vector
Other modules changed accordingly
Interrupts still missing; this is just preparing the interface
ja_rd 4851d 07h /ion/trunk/vhdl/demo
193 Major test bench reorganization:
1.- TB now uses same object code as synthesizable demo.
2.- TB now simulates full MPU system.
3.- Console logging moved to TB package.
4.- Code sample makefiles and modelsim script updated accordingly.
ja_rd 4852d 22h /ion/trunk/vhdl/demo
191 Separated object code stuff from mcu entity
Object code related stuff now lives in separate file
Makefiles for code samples updated accordingly
Old mcu template deprecated but still in place
ja_rd 4857d 08h /ion/trunk/vhdl/demo
188 updated hello demo mpu file ja_rd 4866d 01h /ion/trunk/vhdl/demo
162 Fixed stupid mistake in headers (date of project) ja_rd 4903d 05h /ion/trunk/vhdl/demo
161 Added GPL license info to the vhdl headers
This project is becoming respectable :)
ja_rd 4903d 05h /ion/trunk/vhdl/demo
138 updated simulation & synthesis pre-generated entities
('hello' code sample)
ja_rd 4911d 07h /ion/trunk/vhdl/demo
136 Added debug output to synthesizable MPU template, and connected debug signals to LEDs ja_rd 4911d 07h /ion/trunk/vhdl/demo
129 updated pregenerated demo ('hello') ja_rd 4914d 05h /ion/trunk/vhdl/demo
119 Updated pre-generated simulation and synthesis demos ja_rd 4969d 07h /ion/trunk/vhdl/demo
116 Updated demo 'top' file for DE-1 board
- Added reset button debouncing
- Added template for using different clock input
- Uses clock rate generic
ja_rd 4969d 08h /ion/trunk/vhdl/demo
115 Updated Altera CSV file (pin location file) for DE-1 board
(Added 27MHz clock input)
ja_rd 4969d 11h /ion/trunk/vhdl/demo
98 CPU rd and wr data address buses unified ja_rd 5002d 12h /ion/trunk/vhdl/demo
94 Pregenerated demo 'hello' files updated ja_rd 5013d 08h /ion/trunk/vhdl/demo

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.