OpenCores
URL https://opencores.org/ocsvn/ion/ion/trunk

Subversion Repositories ion

[/] [ion] - Rev 34

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
34 default data address moved to 0x80000000
makefiles and readme files updated accordingly
ja_rd 4917d 12h /ion
33 bin2hdl now can initialize 16-bit wide memories ja_rd 4917d 12h /ion
32 slite: catch 1-instruction endless loops
now can run unattended; will stop at the end of main()
ja_rd 4917d 13h /ion
31 Major refactor in slite:
supports memory map with more than 1 block
indentation made homogeneous
unused code removed
ja_rd 4917d 13h /ion
30 Completed decoding of instructions
(to prevent side effects of invalid opcodes)
ja_rd 4919d 09h /ion
29 opcode test updated:
supports CP0 cause register and traps in delay slots
tests that traps abort next instruction in all cases
ja_rd 4919d 10h /ion
28 Core updated:
supports CP0 cause register and traps in delay slots
traps abort next instruction in all cases (incl. jumps/L*/S*)
ja_rd 4919d 10h /ion
27 SW simulator updated: now supports CP0 cause register and traps in delay slots ja_rd 4919d 12h /ion
26 changes in simulation test benches:
Simulation length now configurable from the python script
Console output logged to file, not to modelsim's window
ja_rd 4919d 15h /ion
25 opcode test:
HO and LO registers tested along with mul/div and not separately
ja_rd 4919d 15h /ion
24 changes in simulation test benches:
Simulation length now configurable from the python script
Console output logged to file, not to modelsim's window
ja_rd 4919d 15h /ion
23 Unimplemented instruction are now trapped (barely tested) ja_rd 4919d 15h /ion
22 FIXED killer bug in instruction decoder for beq & mfc0
Decoding was incomplete and beq was using wrong ALU input
ja_rd 4920d 13h /ion
21 Converted multiplier module reset to synchronous ja_rd 4920d 23h /ion
20 Updated file list ja_rd 4920d 23h /ion
19 Updated main doc after adding multiplier
Fixed some glaring errors and typos
ja_rd 4920d 23h /ion
18 pre-generated simulation test bench 'hello world' adapted to
new mult module
ja_rd 4921d 02h /ion
17 dual-ram-block test bench template updated for new mult module ja_rd 4921d 02h /ion
16 SW simulator now shows HI and LO in status ja_rd 4921d 02h /ion
15 Added mult module to sim script ja_rd 4921d 02h /ion

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.