OpenCores
URL https://opencores.org/ocsvn/iso7816_3_master/iso7816_3_master/trunk

Subversion Repositories iso7816_3_master

[/] [iso7816_3_master/] [trunk/] [test] - Rev 20

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
20 acapola 4953d 18h /iso7816_3_master/trunk/test
19 ATR analyzer fixed to handle 3b 90 97 40 20 correctly acapola 4954d 07h /iso7816_3_master/trunk/test
18 A bunch of synthesis error/warning removed.
Master and analyzer synthesis OK on Spartan6 FPGA
acapola 4995d 16h /iso7816_3_master/trunk/test
17 yet another fix of the analyzer: ATR, and convention handling acapola 5012d 15h /iso7816_3_master/trunk/test
16 just cosmetic acapola 5016d 15h /iso7816_3_master/trunk/test
15 tpdu level tasks
inverse convention
acapola 5017d 14h /iso7816_3_master/trunk/test
14 Task to send strings as bytes improved acapola 5020d 13h /iso7816_3_master/trunk/test
13 Corrections in analyzer to handle TDi and historical bytes in ATR and PPS
todo: handle inverse convention
acapola 5021d 16h /iso7816_3_master/trunk/test
12 pps sequence added to test bench
endOfTx added to TxCore
acapola 5032d 13h /iso7816_3_master/trunk/test
11 added BSD licence header to files acapola 5032d 17h /iso7816_3_master/trunk/test
10 communication direction probe added acapola 5032d 18h /iso7816_3_master/trunk/test
9 parity convention fixed acapola 5038d 14h /iso7816_3_master/trunk/test
8 acapola 5040d 13h /iso7816_3_master/trunk/test
7 - rx/tx use "cyclesPerEtu" input
- "stopBit" status bit timing fixed
- analyzer: "lastByte" and "bytesCnt" functional
acapola 5041d 13h /iso7816_3_master/trunk/test
6 analyzer added to test bench, not functional yet... acapola 5042d 13h /iso7816_3_master/trunk/test
5 draft of t=0 protocol analyzer (to ease debuging, and eventually as an ip itself) acapola 5043d 13h /iso7816_3_master/trunk/test
4 Basic test bench completed for T=0: a card send ATR, reader send a command
TODO: add cycles/ETU management (start at 372, then adjust in case of PPS...)
acapola 5044d 14h /iso7816_3_master/trunk/test
3 initial draft, not functional yet acapola 5051d 15h /iso7816_3_master/trunk/test
2 acapola 5051d 16h /iso7816_3_master/trunk/test

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.