OpenCores
URL https://opencores.org/ocsvn/light52/light52/trunk

Subversion Repositories light52

[/] [light52/] [trunk/] [test] - Rev 25

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
25 Pre-generated object code packages updated with new test bench. ja_rd 4000d 11h /light52/trunk/test
24 Basic CPU test bench modified to catch previously undetected bug in CLR BIT. Still too weak though... ja_rd 4000d 11h /light52/trunk/test
18 Refactor: interrupts made 100% compatible to original:
IRQ priority logic implemented as in original MCS51.
Register IP implemented.
Interrupt mini-testbench code updated accordingly.
ja_rd 4306d 19h /light52/trunk/test
16 Test bench modified: now tests IRAM and SFR addresses when testing direct mode instructions (instead of only IRAM). ja_rd 4308d 16h /light52/trunk/test
15 Test bench modified: now tests IRAM and SFR addresses when testing direct mode instructions (instead of only IRAM). ja_rd 4312d 13h /light52/trunk/test
13 BUG FIX: <DJNZ dir, rel> was tested only with IRAM addresses.
Now it's tested with an SFR too.
The test package has been fixed too with a XRAM configuration suitable for the test bench (it was zero).
ja_rd 4312d 19h /light52/trunk/test
12 BUG FIX: The build script did not configure XDATA space properly.
XDATA size was zero, which made the HW tests fail.
ja_rd 4312d 22h /light52/trunk/test
7 Removed obsolete comment from core include file. ja_rd 4377d 14h /light52/trunk/test
6 Added a 'LED blinker' program to try the core on boards with no RS232 connector. ja_rd 4377d 14h /light52/trunk/test
3 Committed documentation and example programs. ja_rd 4379d 01h /light52/trunk/test

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.