OpenCores
URL https://opencores.org/ocsvn/mem_ctrl/mem_ctrl/trunk

Subversion Repositories mem_ctrl

[/] [mem_ctrl/] [trunk/] [rtl/] [verilog/] [mc_defines.v] - Rev 28

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
28 New directory structure. root 5638d 07h /mem_ctrl/trunk/rtl/verilog/mc_defines.v
22 Fixed several minor bugs, cleaned up the code further ... rudi 8242d 19h /mem_ctrl/trunk/rtl/verilog/mc_defines.v
19 *** empty log message *** rudi 8283d 02h /mem_ctrl/trunk/rtl/verilog/mc_defines.v
18 - Made some changes not to expect clock during reset ... rudi 8284d 05h /mem_ctrl/trunk/rtl/verilog/mc_defines.v
16 - More Synthesis cleanup, mostly for speed
- Several bug fixes
- Changed code to avoid auto-precharge and
burst-terminate combinations (apparently illegal ?)
Now we will do a manual precharge ...
rudi 8296d 06h /mem_ctrl/trunk/rtl/verilog/mc_defines.v
11 *** empty log message *** rudi 8375d 18h /mem_ctrl/trunk/rtl/verilog/mc_defines.v
8 - Changed IO names to be more clear.
- Uniquifyed define names to be core specific.
- Removed "Refresh Early" configuration
rudi 8407d 00h /mem_ctrl/trunk/rtl/verilog/mc_defines.v
4 1) Changed Directory Structure
2) Fixed several minor bugs
rudi 8419d 01h /mem_ctrl/trunk/rtl/verilog/mc_defines.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.