URL https://opencores.org/ocsvn/minsoc/minsoc/trunk

Subversion Repositories minsoc

[/] [minsoc/] [branches/] [rc-1.0/] [bench/] [verilog/] [minsoc_memory_model.v] - Rev 168

Rev	Log message	Author	Age	Path
109	Creating a branche for release candidate 1.0.	rfajardo	4772d 18h	/minsoc/branches/rc-1.0/bench/verilog/minsoc_memory_model.v
71	Modelsim whines about missing timescales: -minsoc_bench.v, minsoc_memory_model.v and dbg_comm_vpi.v updated to include timescale.v modelsim simulation working under Windows. Modelsim PE Student Edition 10.0a Simulation<->adv_jtag_bridge<->gdb communication not working perfectly. I believe VPI module has to be recompiled, used pre-compiled one for now.	rfajardo	4942d 03h	/minsoc/branches/rc-1.0/bench/verilog/minsoc_memory_model.v
60	Selection of memory model or implementation memory is now made on minsoc_bench_defines.v. It is done by a definition instead of including different files for simulation. minsoc_bench_defines.v definition of reset level was not correct. It based the level decision on defineds POSITIVE_RESET or NEGATIVE_RESET, which couldn't be defined by then, since minsoc_defines.v is not included in minsoc_bench_defines.v. The decision has been moved to minsoc_bench.v and made a localparam instead of a definition.	rfajardo	4953d 15h	/minsoc/branches/rc-1.0/bench/verilog/minsoc_memory_model.v
2	First commit of project. Beta status: -testbench: working -firmware: working -RTL: Working for: Xilinx Spartan-3A DSP Development Kit	rfajardo	5541d 02h	/minsoc/branches/rc-1.0/bench/verilog/minsoc_memory_model.v