OpenCores
URL https://opencores.org/ocsvn/next186/next186/trunk

Subversion Repositories next186

[/] [next186/] [trunk/] [Next186_CPU.v] - Rev 19

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
19 Add A20 address line ndumitrache 3677d 06h /next186/trunk/Next186_CPU.v
14 generate invalid opcode exception for MOV FS and GS ndumitrache 4029d 23h /next186/trunk/Next186_CPU.v
13 fix PUSHA SP pushed stack value, which should be the one before PUSHA ndumitrache 4038d 10h /next186/trunk/Next186_CPU.v
12 fix IDIV when Q=0 ndumitrache 4073d 03h /next186/trunk/Next186_CPU.v
11 fix RET n alignment bug
fix TRAP interrupt acknowledge
updated specs
ndumitrache 4080d 10h /next186/trunk/Next186_CPU.v
10 fixed MUL/IMUL 8bit flags bug ndumitrache 4117d 02h /next186/trunk/Next186_CPU.v
8 fixed DIV bug (exception on sign bit) ndumitrache 4179d 04h /next186/trunk/Next186_CPU.v
7 fixed REP CMPS/SCAS bug when interrupted on the <equal> item ndumitrache 4403d 11h /next186/trunk/Next186_CPU.v
5 Fixed CMPS/SCAS bug when interrupted on the <equal> item ndumitrache 4403d 11h /next186/trunk/Next186_CPU.v
3 updated comments ndumitrache 4468d 10h /next186/trunk/Next186_CPU.v
2 v1.0 ndumitrache 4469d 03h /next186/trunk/Next186_CPU.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.