OpenCores
URL https://opencores.org/ocsvn/oms8051mini/oms8051mini/trunk

Subversion Repositories oms8051mini

[/] [oms8051mini/] [trunk/] [verif] - Rev 34

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
34 uart test case update dinesha 2785d 09h /oms8051mini/trunk/verif
33 Unused test log are deleted dinesha 2787d 12h /oms8051mini/trunk/verif
32 i2c test case added dinesha 2787d 12h /oms8051mini/trunk/verif
31 I2C Master Test cases are added dinesha 2788d 07h /oms8051mini/trunk/verif
30 irun update dinesha 2788d 10h /oms8051mini/trunk/verif
29 i2c master test cased added dinesha 2788d 11h /oms8051mini/trunk/verif
27 I2C master is integrated dinesha 2789d 09h /oms8051mini/trunk/verif
25 8051 core reset active edge changed from high to low dinesha 2790d 12h /oms8051mini/trunk/verif
24 All Instruction C code added dinesha 2792d 06h /oms8051mini/trunk/verif
23 c code removed dinesha 2792d 06h /oms8051mini/trunk/verif
22 New C Model added dinesha 2792d 06h /oms8051mini/trunk/verif
21 New test case dinesha 2792d 10h /oms8051mini/trunk/verif
19 Uart Message Handler added as register master dinesha 2805d 11h /oms8051mini/trunk/verif
16 .dat file is removed from svn dinesha 2813d 16h /oms8051mini/trunk/verif
15 Clean up dinesha 2813d 16h /oms8051mini/trunk/verif
14 Tb Clean up dinesha 2814d 08h /oms8051mini/trunk/verif
11 changed 32 bit to 8 bit register interface dinesha 2817d 08h /oms8051mini/trunk/verif
10 EXTERNAL ROM option is removed dinesha 2818d 17h /oms8051mini/trunk/verif
9 Modelsim golden log file dinesha 2828d 09h /oms8051mini/trunk/verif
8 irun update for cadence flow dinesha 2828d 09h /oms8051mini/trunk/verif

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.