OpenCores
URL https://opencores.org/ocsvn/open8_urisc/open8_urisc/trunk

Subversion Repositories open8_urisc

[/] [open8_urisc] - Rev 283

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
283 Altered SDLC bitclock check on TX to NOT block when tested by software, but to instead ignore packet write requests if BClk_Okay is low. This allows software to continue checking BClk_Okay in a polling loop. jshamlet 1431d 14h /open8_urisc
282 Modified the SDLC core transmit states to have consistent naming. jshamlet 1431d 14h /open8_urisc
281 Added pre-initialization to the dual-port RAM signals. jshamlet 1431d 17h /open8_urisc
280 Got rid of silly aliases that connected the dual-port memory and the arbitration logic. jshamlet 1431d 17h /open8_urisc
279 More comment cleanup jshamlet 1432d 14h /open8_urisc
278 Flattened the SDLC interface to fewer files and eliminated the package file. jshamlet 1433d 08h /open8_urisc
277 Fixed documentation errors related to flags. The UPP ALU instruction only alters the C flag, not the Z or N flags. This implies that using indexed loads or stores with auto post-increment will potentially alter the C flag. jshamlet 1433d 14h /open8_urisc
276 More comment fixes jshamlet 1468d 11h /open8_urisc
275 Fixed a minor comment error. jshamlet 1470d 05h /open8_urisc
274 Updated comments with more corrections jshamlet 1470d 12h /open8_urisc
273 Updated comments with corrections jshamlet 1470d 14h /open8_urisc
272 Updated the HTML documentation to reflect the removed generic. jshamlet 1480d 13h /open8_urisc
271 Removed deleted generic define. jshamlet 1480d 13h /open8_urisc
270 Moved CPU internal constants to o8_cpu.vhd and replace the generic that set the RSP direction flag with a constant instead. This removes the need to expose internal architectural flags externally.

Also added a hard-coded version register that takes a major and minor value as bytes using generics. This is a read-only register to the CPU.		 jshamlet 1480d 13h /open8_urisc
269 Modified the write data path to use separate enumerated states rather than reuse the .reg field to improve performance. jshamlet 1483d 03h /open8_urisc
268 Added a 16-input external interrupt manager and dedicated SPI tx-only transmitter (for use with DACs, etc.). Also updated the soft-DACs with cleaned up HDL. jshamlet 1483d 03h /open8_urisc
267 Corrected the file description to indicate this is an example package. jshamlet 1483d 03h /open8_urisc
266 Accidentally uploaded incorrect example file for Open8_cfg.vhd jshamlet 1483d 03h /open8_urisc
265 Fixed a bug where "reg" wasn't being initialized with Poly_Init at reset. jshamlet 1575d 12h /open8_urisc
264 Updated comments jshamlet 1585d 09h /open8_urisc

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.