OpenCores
URL https://opencores.org/ocsvn/openarty/openarty/trunk

Subversion Repositories openarty

[/] [openarty/] [trunk/] [rtl/] [cpu] - Rev 42

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
42 Fixed up the CPU so that it passes a multiply test bench, in addition to the
CPU test.
dgisselq 2902d 12h /openarty/trunk/rtl/cpu
36 Lots of changes, see the git changelog for details. dgisselq 2908d 21h /openarty/trunk/rtl/cpu
32 Brought the CPU to its first working version, to include demo. dgisselq 2918d 19h /openarty/trunk/rtl/cpu
30 Network transmit and MIG memory both work now, though the clock speed has
been dropped to 80.125MHz.
dgisselq 2919d 12h /openarty/trunk/rtl/cpu
25 The memory now works. However, the core speed has been lowered to 81.25MHz
to do this. The top level file is no longer fasttop.v, but toplevel.v.
dgisselq 2955d 17h /openarty/trunk/rtl/cpu
3 Initial set of files. The flash appears to work, memory hasn't been started,
the MDIO controller works in simulation, etc. Everything below fasttop.v works
at 200MHz (not the CPU---yet).
dgisselq 3002d 19h /openarty/trunk/rtl/cpu

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.