OpenCores
URL https://opencores.org/ocsvn/openarty/openarty/trunk

Subversion Repositories openarty

[/] [openarty/] [trunk/] [sw/] [host/] [regdefs.h] - Rev 51

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
51 Updated host software, following 8-bit byte updates. dgisselq 2614d 10h /openarty/trunk/sw/host/regdefs.h
33 Fixed the network receive CRC and MAC checking, and added ip-checking and
minimum packet length checking to the receiver.
dgisselq 2774d 09h /openarty/trunk/sw/host/regdefs.h
30 Network transmit and MIG memory both work now, though the clock speed has
been dropped to 80.125MHz.
dgisselq 2776d 04h /openarty/trunk/sw/host/regdefs.h
18 The device can now program and configure itself, allowing bootstrap possibilities.
`
dgisselq 2841d 04h /openarty/trunk/sw/host/regdefs.h
14 All changes made as a part of getting the flash driver up and running. Today,
it successfully programmed a configuration into the Arty via wbprogram, so ...
that's been my last/best test.
dgisselq 2843d 05h /openarty/trunk/sw/host/regdefs.h
6 Minor updates, mostly to support the development of the DDR3 SDRAM--such
as creating addresses for the debugging scope used to figure out what's
going on with it.
dgisselq 2844d 08h /openarty/trunk/sw/host/regdefs.h
4 Initial host software pack. dgisselq 2859d 11h /openarty/trunk/sw/host/regdefs.h

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.