OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [core/] [rtl/] [verilog/] [periph/] [omsp_gpio.v] - Rev 103

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
103 Removed the timescale from all RTL files.
Added possibility to exclude the "includes" statements from the RTL.		 olivier.girard 4838d 19h /openmsp430/trunk/core/rtl/verilog/periph/omsp_gpio.v
85 Diverse RTL cosmetic updates. olivier.girard 4874d 12h /openmsp430/trunk/core/rtl/verilog/periph/omsp_gpio.v
79 Update the GPIO peripheral to fix a potential synchronization issue. olivier.girard 4940d 14h /openmsp430/trunk/core/rtl/verilog/periph/omsp_gpio.v
34 To avoid potential conflicts with other Verilog modules in bigger projects, the openMSP430 sub-modules have all been renamed with the "omsp_" prefix. olivier.girard 5269d 14h /openmsp430/trunk/core/rtl/verilog/periph/omsp_gpio.v
33 In order to avoid confusion, the following changes have been implemented to the Verilog code:
- renamed the "rom_*" ports and defines to "pmem_*" (program memory).
- renamed the "ram_*" ports and defines to "dmem_*" (data memory).

In addition, in order to prevent potential conflicts with the Verilog defines of other IPs, a Verilog undefine file has been created.		 olivier.girard 5269d 15h /openmsp430/trunk/core/rtl/verilog/periph/gpio.v
23 Renamed the "openMSP430.inc" file to "openMSP430_defines.v" & added the "timescale.v" file.
In order to follow the same structure as other OpenCores projects, the timescale and the defines are now included from within the Verilog files (using the `include construct).		 olivier.girard 5390d 17h /openmsp430/trunk/core/rtl/verilog/periph/gpio.v
17 Updated header with SVN info olivier.girard 5416d 12h /openmsp430/trunk/core/rtl/verilog/periph/gpio.v
2 Upload complete openMSP430 project to the SVN repository olivier.girard 5451d 12h /openmsp430/trunk/core/rtl/verilog/periph/gpio.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.