OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [core/] [sim/] [rtl_sim/] [src/] [dbg_uart_hwbrk0.s43] - Rev 154

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
154 The serial debug interface now supports the I2C protocol (in addition to the UART) olivier.girard 4438d 21h /openmsp430/trunk/core/sim/rtl_sim/src/dbg_uart_hwbrk0.s43
141 Update verification environment to support MSPGCC Uniarch (based on GCC 4.5 and later) olivier.girard 4601d 21h /openmsp430/trunk/core/sim/rtl_sim/src/dbg_hwbrk0.s43
111 Re-organized the "openMSP430_defines.v" file.
Re-defined the CPU_ID register of the debug interface (in particular to support custom user versioning).
Added RTL configuration possibility to expand the peripheral address space from 512B (0x0000 to 0x0200) to up to 32kB (0x0000 to 0x8000).
As a consequence the per_addr bus width goes from 8 to 14 bits and the peripherals address decoders have been updated accordingly.
olivier.girard 4952d 21h /openmsp430/trunk/core/sim/rtl_sim/src/dbg_hwbrk0.s43
19 added SVN property for keywords olivier.girard 5606d 20h /openmsp430/trunk/core/sim/rtl_sim/src/dbg_hwbrk0.s43
18 Updated headers with SVN info olivier.girard 5606d 20h /openmsp430/trunk/core/sim/rtl_sim/src/dbg_hwbrk0.s43
2 Upload complete openMSP430 project to the SVN repository olivier.girard 5641d 21h /openmsp430/trunk/core/sim/rtl_sim/src/dbg_hwbrk0.s43

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.