OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [core/] [sim/] [rtl_sim/] [src/] [dbg_uart_onoff_asic.v] - Rev 202

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
202 Add DMA interface support + LINT cleanup olivier.girard 3448d 21h /openmsp430/trunk/core/sim/rtl_sim/src/dbg_uart_onoff_asic.v
200 Major verificaiton and benchmark update to support both MSPGCC and RedHat/TI GCC toolchains. olivier.girard 3609d 20h /openmsp430/trunk/core/sim/rtl_sim/src/dbg_uart_onoff_asic.v
180 Add new ASIC_CLOCKING configuration option to allow ASIC implementations with FPGA clocking scheme.
Thanks to Sebastien Van Cauwenberghe's contribution :-)
olivier.girard 4304d 21h /openmsp430/trunk/core/sim/rtl_sim/src/dbg_uart_onoff_asic.v
154 The serial debug interface now supports the I2C protocol (in addition to the UART) olivier.girard 4437d 22h /openmsp430/trunk/core/sim/rtl_sim/src/dbg_uart_onoff_asic.v
134 Add full ASIC support (low-power modes, DFT, ...).
Improved serial debug interface reliability.
olivier.girard 4644d 22h /openmsp430/trunk/core/sim/rtl_sim/src/dbg_onoff_asic.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.