URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [fpga/] [xilinx_diligent_s3board] - Rev 98

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
98	Added support for VCS verilog simulator. VPD and TRN waveforms can now be generated.	olivier.girard	4887d 05h	/openmsp430/trunk/fpga/xilinx_diligent_s3board
94	Thanks to Mihai-Costin Manolescu's contribution, the simulation scripts now support the following simulators: - Icarus Verilog - Cver - Verilog-XL - NCVerilog - Modelsim	olivier.girard	4891d 05h	/openmsp430/trunk/fpga/xilinx_diligent_s3board
91	Fixed bug when an IRQ arrives while CPU is halted through the serial debug interface. This bug is CRITICAL for people using working with interrupts and the Serial Debug Interface.	olivier.girard	4895d 06h	/openmsp430/trunk/fpga/xilinx_diligent_s3board
86	Update serial debug interface test patterns to make them work with all program memory configurations.	olivier.girard	4918d 02h	/openmsp430/trunk/fpga/xilinx_diligent_s3board
85	Diverse RTL cosmetic updates.	olivier.girard	4918d 04h	/openmsp430/trunk/fpga/xilinx_diligent_s3board
84	Update SRAM model in the core testbench to prevent the IEEE warning when running simulations. Update watchdog to fix NMI synchronisation problem. Add synchronizers for the PUC signal in the debug interface.	olivier.girard	4923d 05h	/openmsp430/trunk/fpga/xilinx_diligent_s3board
79	Update the GPIO peripheral to fix a potential synchronization issue.	olivier.girard	4984d 06h	/openmsp430/trunk/fpga/xilinx_diligent_s3board
74	Update serial debug interface to support memories with a size which is not a power of 2. Update the software tools accordingly.	olivier.girard	5071d 05h	/openmsp430/trunk/fpga/xilinx_diligent_s3board
73	Update all bash scripts headers with "#!/bin/bash" instead of "#!/bin/sh". This will prevent compatibility problems in systems where bash isn't the default shell.	olivier.girard	5096d 06h	/openmsp430/trunk/fpga/xilinx_diligent_s3board
72	Expand configurability options of the program and data memory sizes.	olivier.girard	5098d 06h	/openmsp430/trunk/fpga/xilinx_diligent_s3board
71	Update the FPGA example projects with the newer openMSP430 core including the hardware multiplier.	olivier.girard	5245d 05h	/openmsp430/trunk/fpga/xilinx_diligent_s3board
61	Update openMSP430 rtl.	olivier.girard	5277d 03h	/openmsp430/trunk/fpga/xilinx_diligent_s3board
59	Update the FPGA projects with the latest core design updates.	olivier.girard	5279d 02h	/openmsp430/trunk/fpga/xilinx_diligent_s3board
54	Update FPGA projects with the combinatorial loop fixed.	olivier.girard	5284d 07h	/openmsp430/trunk/fpga/xilinx_diligent_s3board
40	Minor updates.	olivier.girard	5313d 04h	/openmsp430/trunk/fpga/xilinx_diligent_s3board
39	Update FPGA projects with new openMSP430 core.	olivier.girard	5313d 04h	/openmsp430/trunk/fpga/xilinx_diligent_s3board
37		olivier.girard	5313d 04h	/openmsp430/trunk/fpga/xilinx_diligent_s3board
36	Remove old core version.	olivier.girard	5313d 05h	/openmsp430/trunk/fpga/xilinx_diligent_s3board
28	renamed "diligent_s3board" directory to "xilinx_diligent_s3board"	olivier.girard	5323d 13h	/openmsp430/trunk/fpga/xilinx_diligent_s3board
26	Xilinx implementation example: - update the project directory structure. - make a local copy of the openMSP430 core to make the project self contained.	olivier.girard	5323d 13h	/openmsp430/trunk/fpga/diligent_s3board

1 2 Next >

Show All

Browse

Tools

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [fpga/] [xilinx_diligent_s3board] - Rev 98

Filtering Options