OpenCores

URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [branches/] [or1200_rel3/] [rtl/] [verilog/] [or1200_except.v] - Rev 795

Details | Compare with Previous | Blame

Filtering Options

Rev	Log message	Author	Age	Path
795	Created or1200_rel3 branch from rev 794	olof	4603d 22h	/openrisc/branches/or1200_rel3/rtl/verilog/or1200_except.v
642	or1200: add carry, overflow bits, and range exception	julius	4838d 22h	/openrisc/branches/or1200_rel3/rtl/verilog/or1200_except.v
364	OR1200 passes verilator lint. Mainly fixes to widths, and all case statements altered to casez and Xs changed to ?s. OR1200 PIC default width back to 31 (was accidentally changed to ORPSoC's 20 last checkin) OR1200 spec updated to version 0.9, various updates. OR1200 in ORPSoC and main OR1200 in sync, only difference is defines.	julius	5192d 23h	/openrisc/branches/or1200_rel3/rtl/verilog/or1200_except.v
358	OR1200's reset now configurable as active high or active low. Thanks to patch from OpenCores contributor Kuoping. Updated OR1200 in ORPSoCv2 and OR1200 project.	julius	5195d 07h	/openrisc/branches/or1200_rel3/rtl/verilog/or1200_except.v
353	OR1200 RTL and ORPSoCv2 update, fixing Verilator build capability. * or1200/rtl/verilog/or1200_sprs.v: Verilator public and access comments * orpsocv2/rtl/verilog/components/or1200/or1200_sprs.v: "" * or1200/rtl/verilog/or1200_ctrl.v: Verilator public and access comments * orpsocv2/rtl/verilog/components/or1200/or1200_ctrl.v: "" * or1200/rtl/verilog/or1200_except.v: Verilator public and access comments * orpsocv2/rtl/verilog/components/or1200/or1200_except.v: "" * orpsocv2/rtl/verilog/components/wb_ram_b3/wb_ram_b3.v: Some Verilator related Lint issues fixed. ORPSoCv2: Removed bus arbiter snooping functions from OrpsocAccess and updated RAM model hooks for new RAM. * orpsocv2/bench/sysc/include/Or1200MonitorSC.h: Remove arbiter snooping * orpsocv2/bench/sysc/src/Or1200MonitorSC.cpp: "" * orpsocv2/bench/sysc/include/OrpsocAccess.h: Remove arbiter snooping, change include and classes for new RAM model. * orpsocv2/bench/sysc/src/OrpsocAccess.cpp: "" or_debug_proxy - fixing sleep and Windows make issues: * or_debug_proxy/src/gdb.c: Removed all sleep - still to be fixed properly * or_debug_proxy/Makefile: Remove VPI file when building on Cygwin (deprecated) ORPmon play around, various changes to low level files.	julius	5197d 01h	/openrisc/branches/or1200_rel3/rtl/verilog/or1200_except.v
258	Big OR1200 update - FPU, data cache write-back added, spec updated, ODT format doc now main one, default config set to both caches 8K, all integer arithmetic, FPU off	julius	5205d 17h	/openrisc/branches/or1200_rel3/rtl/verilog/or1200_except.v
185	Adding single precision FPU to or1200, initial checkin, not fully tested yet	julius	5256d 01h	/openrisc/branches/or1200_rel3/rtl/verilog/or1200_except.v
151	OR1200 rel3 (added some files that were not checked-in earlier)	marcus.erlandsson	5264d 21h	/openrisc/branches/or1200_rel3/rtl/verilog/or1200_except.v
141	added OpenRISC version rel3	marcus.erlandsson	5267d 05h	/openrisc/branches/or1200_rel3/rtl/verilog/or1200_except.v
10	or1200 added from or1k subversion repository	unneback	5668d 08h	/openrisc/branches/or1200_rel3/rtl/verilog/or1200_except.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.