OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [or1ksim/] [or1ksim-0.4.0/] [cpu/] [or32/] [insnset.c] - Rev 116

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
116 Updated to fix l.maci and add tests for l.mac, l.maci, l.macrc and l.msb. Fixed bugs in the old Or1ksim mul test at the same time. jeremybennett 5179d 01h /openrisc/tags/or1ksim/or1ksim-0.4.0/cpu/or32/insnset.c
115 Added support for l.fl1 and tests for l.ff1 and l.fl1 jeremybennett 5180d 01h /openrisc/tags/or1ksim/or1ksim-0.4.0/cpu/or32/insnset.c
114 l.addic added. Tests of l.add, l.addc, l.addi and l.addic completed. All set overflow correctly, triggering a range exception if the OVE bit is set in the SR. jeremybennett 5180d 02h /openrisc/tags/or1ksim/or1ksim-0.4.0/cpu/or32/insnset.c
112 Tidy ups to Ethernet test fixes. new tests for l.add. Fixes so l.add computes overflow correctly, and generates a range exception if the the OVE bit is set in the supervision register. jeremybennett 5181d 01h /openrisc/tags/or1ksim/or1ksim-0.4.0/cpu/or32/insnset.c
107 New instruction set testing infrastructure. Fix for l.div/li.divu (Bug 1770) and tests for that bug. jeremybennett 5184d 02h /openrisc/tags/or1ksim/or1ksim-0.4.0/cpu/or32/insnset.c
104 Candidate release 0.4.0rc4 jeremybennett 5187d 09h /openrisc/tags/or1ksim/or1ksim-0.4.0/cpu/or32/insnset.c
100 Single precision FPU stuff for or1ksim julius 5196d 05h /openrisc/tags/or1ksim/or1ksim-0.4.0/cpu/or32/insnset.c
82 Major restructuring of the testbench, now named testsuite to bring it into the main package with its own configuration. Uses DejaGNU and builds using a standard top level "make check".

Incorporate Mark Jarvis's fixes for Mac OS X.		 jeremybennett 5231d 01h /openrisc/tags/or1ksim/or1ksim-0.4.0/cpu/or32/insnset.c
19 Initial commit of Or1ksim 0.3.0 into the new repository jeremybennett 5561d 11h /openrisc/tags/or1ksim/or1ksim-0.4.0/cpu/or32/insnset.c

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.