OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [or1ksim/] [or1ksim-0.4.0/] [testsuite/] [README] - Rev 123

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
123 Implementation of l.mfspr and l.mtspr corrected to use bitwise OR rather than addition. Associated tests added. jeremybennett 5127d 00h /openrisc/tags/or1ksim/or1ksim-0.4.0/testsuite/README
122 Added l.ror and l.rori with associated tests. jeremybennett 5127d 20h /openrisc/tags/or1ksim/or1ksim-0.4.0/testsuite/README
121 Adds exception handling to l.jalr and l.jr. Adds appropriate tests. jeremybennett 5127d 21h /openrisc/tags/or1ksim/or1ksim-0.4.0/testsuite/README
118 New tests of multiply. Improved tests of exception handling for addition and division. Improvements to instruction testing library. jeremybennett 5128d 18h /openrisc/tags/or1ksim/or1ksim-0.4.0/testsuite/README
116 Updated to fix l.maci and add tests for l.mac, l.maci, l.macrc and l.msb. Fixed bugs in the old Or1ksim mul test at the same time. jeremybennett 5130d 21h /openrisc/tags/or1ksim/or1ksim-0.4.0/testsuite/README
115 Added support for l.fl1 and tests for l.ff1 and l.fl1 jeremybennett 5131d 21h /openrisc/tags/or1ksim/or1ksim-0.4.0/testsuite/README
114 l.addic added. Tests of l.add, l.addc, l.addi and l.addic completed. All set overflow correctly, triggering a range exception if the OVE bit is set in the SR. jeremybennett 5131d 22h /openrisc/tags/or1ksim/or1ksim-0.4.0/testsuite/README
112 Tidy ups to Ethernet test fixes. new tests for l.add. Fixes so l.add computes overflow correctly, and generates a range exception if the the OVE bit is set in the supervision register. jeremybennett 5132d 20h /openrisc/tags/or1ksim/or1ksim-0.4.0/testsuite/README
107 New instruction set testing infrastructure. Fix for l.div/li.divu (Bug 1770) and tests for that bug. jeremybennett 5135d 21h /openrisc/tags/or1ksim/or1ksim-0.4.0/testsuite/README
104 Candidate release 0.4.0rc4 jeremybennett 5139d 04h /openrisc/tags/or1ksim/or1ksim-0.4.0/testsuite/README
98 Comprehensive testing of the library JTAG interface. Updates to the documentation to warn of issues in using the memory controller. jeremybennett 5154d 00h /openrisc/tags/or1ksim/or1ksim-0.4.0/testsuite/README
97 Updates to test the new JTAG library interface (not yet complete). jeremybennett 5168d 06h /openrisc/tags/or1ksim/or1ksim-0.4.0/testsuite/README
93 Additional library tests. Key difference is change to Or1ksim library interface for upcalls to bring closer in to line with SystemC TLM 2.0. jeremybennett 5174d 21h /openrisc/tags/or1ksim/or1ksim-0.4.0/testsuite/README
90 Reorganized to allow tests with both native code (for the library) and OpenRISC code (which requires the target tool chain). jeremybennett 5181d 21h /openrisc/tags/or1ksim/or1ksim-0.4.0/testsuite/README
82 Major restructuring of the testbench, now named testsuite to bring it into the main package with its own configuration. Uses DejaGNU and builds using a standard top level "make check".

Incorporate Mark Jarvis's fixes for Mac OS X.		 jeremybennett 5182d 21h /openrisc/tags/or1ksim/or1ksim-0.4.0/testsuite/README

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.