OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [or1ksim/] [or1ksim-0.5.0rc1] - Rev 118

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
118 New tests of multiply. Improved tests of exception handling for addition and division. Improvements to instruction testing library. jeremybennett 5146d 18h /openrisc/tags/or1ksim/or1ksim-0.5.0rc1
116 Updated to fix l.maci and add tests for l.mac, l.maci, l.macrc and l.msb. Fixed bugs in the old Or1ksim mul test at the same time. jeremybennett 5148d 21h /openrisc/tags/or1ksim/or1ksim-0.5.0rc1
115 Added support for l.fl1 and tests for l.ff1 and l.fl1 jeremybennett 5149d 20h /openrisc/tags/or1ksim/or1ksim-0.5.0rc1
114 l.addic added. Tests of l.add, l.addc, l.addi and l.addic completed. All set overflow correctly, triggering a range exception if the OVE bit is set in the SR. jeremybennett 5149d 22h /openrisc/tags/or1ksim/or1ksim-0.5.0rc1
112 Tidy ups to Ethernet test fixes. new tests for l.add. Fixes so l.add computes overflow correctly, and generates a range exception if the the OVE bit is set in the supervision register. jeremybennett 5150d 20h /openrisc/tags/or1ksim/or1ksim-0.5.0rc1
110 or1ksim make check should work without a libc in the or32-elf tools julius 5151d 22h /openrisc/tags/or1ksim/or1ksim-0.5.0rc1
107 New instruction set testing infrastructure. Fix for l.div/li.divu (Bug 1770) and tests for that bug. jeremybennett 5153d 21h /openrisc/tags/or1ksim/or1ksim-0.5.0rc1
106 Removing old tests, pending addition of new ones. jeremybennett 5153d 21h /openrisc/tags/or1ksim/or1ksim-0.5.0rc1
104 Candidate release 0.4.0rc4 jeremybennett 5157d 04h /openrisc/tags/or1ksim/or1ksim-0.5.0rc1
101 ChangeLog updated for floating point support. Fixed bug in generic peripheral upcalls. Upped release date in configure.ac. Removed redundant debugging print in abstract.c jeremybennett 5165d 22h /openrisc/tags/or1ksim/or1ksim-0.5.0rc1
100 Single precision FPU stuff for or1ksim julius 5166d 00h /openrisc/tags/or1ksim/or1ksim-0.5.0rc1
99 Bug in test evaluation for library fixed. jeremybennett 5170d 22h /openrisc/tags/or1ksim/or1ksim-0.5.0rc1
98 Comprehensive testing of the library JTAG interface. Updates to the documentation to warn of issues in using the memory controller. jeremybennett 5171d 23h /openrisc/tags/or1ksim/or1ksim-0.5.0rc1
97 Updates to test the new JTAG library interface (not yet complete). jeremybennett 5186d 06h /openrisc/tags/or1ksim/or1ksim-0.5.0rc1
96 Various changes which had not been picked up in earlier commits. jeremybennett 5187d 07h /openrisc/tags/or1ksim/or1ksim-0.5.0rc1
95 Some tidy ups to the DejaGNU testing.

All Mark Jarvin's fixes for Mac OS X.		 jeremybennett 5188d 23h /openrisc/tags/or1ksim/or1ksim-0.5.0rc1
93 Additional library tests. Key difference is change to Or1ksim library interface for upcalls to bring closer in to line with SystemC TLM 2.0. jeremybennett 5192d 21h /openrisc/tags/or1ksim/or1ksim-0.5.0rc1
91 Tidy up of some obsolete configuration code. jeremybennett 5199d 20h /openrisc/tags/or1ksim/or1ksim-0.5.0rc1
90 Reorganized to allow tests with both native code (for the library) and OpenRISC code (which requires the target tool chain). jeremybennett 5199d 21h /openrisc/tags/or1ksim/or1ksim-0.5.0rc1
89 Tidy up for latest bug fixes. jeremybennett 5200d 04h /openrisc/tags/or1ksim/or1ksim-0.5.0rc1

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.