OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [tags/] [or1ksim/] [or1ksim-0.5.0rc3/] [cpu/] [common/] [execute.h] - Rev 509

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
509 Tagging the 0.5.0rc3 release of Or1ksim jeremybennett 4845d 23h /openrisc/tags/or1ksim/or1ksim-0.5.0rc3/cpu/common/execute.h
430 or1ksim - clarifying interrupt behavior in code and documentation. julius 4982d 15h /openrisc/tags/or1ksim/or1ksim-0.5.0rc3/cpu/common/execute.h
420 New feature to trace instructions (option --trace). Manual updated to match. jeremybennett 4993d 19h /openrisc/tags/or1ksim/or1ksim-0.5.0rc3/cpu/common/execute.h
202 Adding executed log in binary format capability to or1ksim julius 5110d 18h /openrisc/tags/or1ksim/or1ksim-0.5.0rc3/cpu/common/execute.h
124 Overflow handling now in line with architecture manual. Tests added. jeremybennett 5142d 15h /openrisc/tags/or1ksim/or1ksim-0.5.0rc3/cpu/common/execute.h
112 Tidy ups to Ethernet test fixes. new tests for l.add. Fixes so l.add computes overflow correctly, and generates a range exception if the the OVE bit is set in the supervision register. jeremybennett 5148d 15h /openrisc/tags/or1ksim/or1ksim-0.5.0rc3/cpu/common/execute.h
19 Initial commit of Or1ksim 0.3.0 into the new repository jeremybennett 5529d 00h /openrisc/tags/or1ksim/or1ksim-0.5.0rc3/cpu/common/execute.h

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.