OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [tags/] [or1ksim/] [or1ksim-0.5.0rc3/] [cpu/] [common] - Rev 112

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
112 Tidy ups to Ethernet test fixes. new tests for l.add. Fixes so l.add computes overflow correctly, and generates a range exception if the the OVE bit is set in the supervision register. jeremybennett 5148d 23h /openrisc/tags/or1ksim/or1ksim-0.5.0rc3/cpu/common
101 ChangeLog updated for floating point support. Fixed bug in generic peripheral upcalls. Upped release date in configure.ac. Removed redundant debugging print in abstract.c jeremybennett 5164d 01h /openrisc/tags/or1ksim/or1ksim-0.5.0rc3/cpu/common
100 Single precision FPU stuff for or1ksim julius 5164d 03h /openrisc/tags/or1ksim/or1ksim-0.5.0rc3/cpu/common
98 Comprehensive testing of the library JTAG interface. Updates to the documentation to warn of issues in using the memory controller. jeremybennett 5170d 02h /openrisc/tags/or1ksim/or1ksim-0.5.0rc3/cpu/common
97 Updates to test the new JTAG library interface (not yet complete). jeremybennett 5184d 08h /openrisc/tags/or1ksim/or1ksim-0.5.0rc3/cpu/common
96 Various changes which had not been picked up in earlier commits. jeremybennett 5185d 10h /openrisc/tags/or1ksim/or1ksim-0.5.0rc3/cpu/common
91 Tidy up of some obsolete configuration code. jeremybennett 5197d 23h /openrisc/tags/or1ksim/or1ksim-0.5.0rc3/cpu/common
90 Reorganized to allow tests with both native code (for the library) and OpenRISC code (which requires the target tool chain). jeremybennett 5198d 00h /openrisc/tags/or1ksim/or1ksim-0.5.0rc3/cpu/common
82 Major restructuring of the testbench, now named testsuite to bring it into the main package with its own configuration. Uses DejaGNU and builds using a standard top level "make check".

Incorporate Mark Jarvis's fixes for Mac OS X.		 jeremybennett 5198d 23h /openrisc/tags/or1ksim/or1ksim-0.5.0rc3/cpu/common
80 Add missing configuration files to SVN. jeremybennett 5199d 03h /openrisc/tags/or1ksim/or1ksim-0.5.0rc3/cpu/common
19 Initial commit of Or1ksim 0.3.0 into the new repository jeremybennett 5529d 08h /openrisc/tags/or1ksim/or1ksim-0.5.0rc3/cpu/common

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.