OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [bootloaders/] [orpmon/] [sim.cfg] - Rev 467

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
467 ORPmon - bug fixes and clean up. julius 5073d 11h /openrisc/trunk/bootloaders/orpmon/sim.cfg
419 ORPmon: Fixed interrupt routines in reset.S so they are compatible with new
GCC port (skip over redzone).
Added some defines to easily switch what is done when an error vector
is executed.
Added ability to print out EPCR when crashing.
Changed linker script back to one which doesn't skip over holes in SPI
flash memories.
julius 5131d 11h /openrisc/trunk/bootloaders/orpmon/sim.cfg
246 ORPmon update - compatiable with new GCC, added new spr-defs file, better tboot reliability julius 5211d 04h /openrisc/trunk/bootloaders/orpmon/sim.cfg
175 Moved orpmon into bootloaders julius 5261d 08h /openrisc/trunk/bootloaders/orpmon/sim.cfg
2 ME: imported orpmon & or1k_startup files marcus.erlandsson 5700d 13h /openrisc/trunk/orpmon/sim.cfg

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.