OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [trunk/] [gnu-src/] [boards/] [or32-linux-sim.exp] - Rev 552

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
548 New scripts for testing, documentation of testing, fixes to DejaGnu test scripts and updates to scripts. jeremybennett 4794d 09h /openrisc/trunk/gnu-src/boards/or32-linux-sim.exp
524 Various tidy ups to GDB and updates to the simulation boards for the latest GCC. jeremybennett 4843d 05h /openrisc/trunk/gnu-src/boards/or32-linux-sim.exp
522 Miscellaneous tidy ups. jeremybennett 4845d 12h /openrisc/trunk/gnu-src/boards/or32-linux-sim.exp
490 Updates to fix spurious test failures and register scheduling. jeremybennett 4901d 02h /openrisc/trunk/gnu-src/boards/or32-linux-sim.exp
473 Fix typos in tool chain build script. Add build script for BusyBox/uClibc/Linux. Delete obsolete scripts, improve board description for test, add -pthread flag to GCC for Linux. jeremybennett 4935d 12h /openrisc/trunk/gnu-src/boards/or32-linux-sim.exp
453 Updates to support constructor/destructor initialization for uClibc. jeremybennett 4959d 22h /openrisc/trunk/gnu-src/boards/or32-linux-sim.exp

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.