OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [ChangeLog.or32] - Rev 402

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
402 Further updates to the compiler jeremybennett 5036d 18h /openrisc/trunk/gnu-src/gcc-4.5.1/gcc/ChangeLog.or32
399 Updates to the linker, GCC, newlib and GDB in preparation for supporting C++. The key changes are that the linker now uses RELA and that GCC may save registers at the bottom of the stack before the frame is allocated or after it is deallocated, so exception handlers/thread primitives should not use the first 130 bytes after the SP. jeremybennett 5036d 21h /openrisc/trunk/gnu-src/gcc-4.5.1/gcc/ChangeLog.or32
336 Corrected for 4.5.1-or32-1.0rc1 jeremybennett 5093d 15h /openrisc/trunk/gnu-src/gcc-4.5.1/gcc/ChangeLog.or32
335 Updated version number to 4.5.1-or32-1.0. jeremybennett 5093d 15h /openrisc/trunk/gnu-src/gcc-4.5.1/gcc/ChangeLog.or32
334 Record changes to the documentation and option handling. jeremybennett 5093d 15h /openrisc/trunk/gnu-src/gcc-4.5.1/gcc/ChangeLog.or32
332 Provide support for nested functions. Tidy up board specification.

* config/or32/or32-protos.c <or32_trampoline_code_size>: Added.
* config/or32/or32.c <OR32_MOVHI, OR32_ORI, OR32_LWZ, OR32_JR>:
New macros added.
(or32_emit_mode, or32_emit_binary, or32_force_binary)
(or32_trampoline_code_size, or32_trampoline_init): Created.
(or32_output_bf): Tabbing fixed.
<TARGET_TRAMPOLINE_INIT>: Definition added.
* config/or32/or32.h <STATIC_CHAIN_REGNUM>: Uses R11.
<TRAMPOLINE_SIZE>: redefined.
<TRAMPOLINE_ENVIRONMENT>: Added definition.
jeremybennett 5094d 15h /openrisc/trunk/gnu-src/gcc-4.5.1/gcc/ChangeLog.or32
280 Baseline GCC 4.5.1 port for the OpenRISC 1000 jeremybennett 5095d 18h /openrisc/trunk/gnu-src/gcc-4.5.1/gcc/ChangeLog.or32

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.