OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [trunk/] [or1200/] [rtl/] [verilog/] [or1200_alu.v] - Rev 643

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
643 or1200: new ALU comparision implementation option, TLB invalidate register indicated as not present, multiply overflow detection bug fix julius 4918d 11h /openrisc/trunk/or1200/rtl/verilog/or1200_alu.v
642 or1200: add carry, overflow bits, and range exception julius 4918d 12h /openrisc/trunk/or1200/rtl/verilog/or1200_alu.v
640 or1200: add l.ext instructions, fix a MAC bug julius 4918d 12h /openrisc/trunk/or1200/rtl/verilog/or1200_alu.v
481 OR1200 Update. RTL and spec. julius 5144d 04h /openrisc/trunk/or1200/rtl/verilog/or1200_alu.v
401 Fixing find first one (ff1) and find last one (fl1) support in OR1200.

Updated documentation, adding missing l.ff1 and l.fl1 opcodes to supported
instructions table.		 julius 5222d 16h /openrisc/trunk/or1200/rtl/verilog/or1200_alu.v
364 OR1200 passes verilator lint. Mainly fixes to widths, and all case statements
altered to casez and Xs changed to ?s.

OR1200 PIC default width back to 31 (was accidentally changed to ORPSoC's 20
last checkin)

OR1200 spec updated to version 0.9, various updates.

OR1200 in ORPSoC and main OR1200 in sync, only difference is defines.		 julius 5272d 13h /openrisc/trunk/or1200/rtl/verilog/or1200_alu.v
258 Big OR1200 update - FPU, data cache write-back added, spec updated, ODT format doc now main one, default config set to both caches 8K, all integer arithmetic, FPU off julius 5285d 07h /openrisc/trunk/or1200/rtl/verilog/or1200_alu.v
185 Adding single precision FPU to or1200, initial checkin, not fully tested yet julius 5335d 15h /openrisc/trunk/or1200/rtl/verilog/or1200_alu.v
141 added OpenRISC version rel3 marcus.erlandsson 5346d 19h /openrisc/trunk/or1200/rtl/verilog/or1200_alu.v
10 or1200 added from or1k subversion repository unneback 5747d 22h /openrisc/trunk/or1200/rtl/verilog/or1200_alu.v

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.