OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [or1ksim/] [ChangeLog] - Rev 508

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
508 Updates for Or1ksim 0.5.0rc3. jeremybennett 4807d 12h /openrisc/trunk/or1ksim/ChangeLog
494 Change to ensure handles ctrl-C correctly with empty line. jeremybennett 4849d 05h /openrisc/trunk/or1ksim/ChangeLog
483 Updated with new opcodes to generate random numbers and to identify us as Or1ksim. jeremybennett 4872d 13h /openrisc/trunk/or1ksim/ChangeLog
472 Various changes which improve the quality of the tracing. jeremybennett 4891d 14h /openrisc/trunk/or1ksim/ChangeLog
460 Merged in changes from Jeremy to Ethernet, updated documentation of tests, added l.nop 8 and l.nop 9 opcodes to turn tracing on and off. Updated documentation to cover l.nop opcodes. jeremybennett 4899d 13h /openrisc/trunk/or1ksim/ChangeLog
458 or1ksim testsuite updates julius 4900d 17h /openrisc/trunk/or1ksim/ChangeLog
457 or1ksim - couple of ethernet peripheral updates, fixup of ethernet regression test so all tests pass again. julius 4909d 07h /openrisc/trunk/or1ksim/ChangeLog
451 More tidying up. jeremybennett 4920d 03h /openrisc/trunk/or1ksim/ChangeLog
450 Simplified (and hopefully more reliable) Ethernet MAC/PHY. jeremybennett 4920d 07h /openrisc/trunk/or1ksim/ChangeLog
442 OR1Ksim - adding trace controlability by SIGUSR1 signal. julius 4926d 02h /openrisc/trunk/or1ksim/ChangeLog
440 Updated documentation to describe new Ethernet usage. jeremybennett 4927d 03h /openrisc/trunk/or1ksim/ChangeLog
437 Or1ksim - ethernet peripheral update, working much better. julius 4934d 22h /openrisc/trunk/or1ksim/ChangeLog
436 Or1ksim ethernet TAP updates. Ethernet test still failing. julius 4935d 22h /openrisc/trunk/or1ksim/ChangeLog
434 Work in progress with new Ethernet TUN/TAP interface. jeremybennett 4939d 04h /openrisc/trunk/or1ksim/ChangeLog
432 Updates to handle interrupts correctly. jeremybennett 4940d 07h /openrisc/trunk/or1ksim/ChangeLog
430 or1ksim - clarifying interrupt behavior in code and documentation. julius 4943d 04h /openrisc/trunk/or1ksim/ChangeLog
429 or1ksim update - remove debug printfs from eth MDIO emulation function
and fix illegal instruction vector jump for invalid instructions.		 julius 4943d 07h /openrisc/trunk/or1ksim/ChangeLog
428 or1ksim - adding preliminary PHY emulation to ethernet peripheral. julius 4946d 03h /openrisc/trunk/or1ksim/ChangeLog
420 New feature to trace instructions (option --trace). Manual updated to match. jeremybennett 4954d 08h /openrisc/trunk/or1ksim/ChangeLog
418 Or1ksim - adding new option when configuring memories, "exitnops" julius 4954d 11h /openrisc/trunk/or1ksim/ChangeLog

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.