OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [trunk/] [or1ksim/] [autom4te.cache/] [output.0] - Rev 561

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
561 or1ksim - timer module, spr-defs.h re-bugfix julius 4914d 23h /openrisc/trunk/or1ksim/autom4te.cache/output.0
556 or1ksim - added performance counters unit and test for it. julius 4920d 17h /openrisc/trunk/or1ksim/autom4te.cache/output.0
552 or1ksim - cpu/ cleanup - remove dynamic execution model WIP, and dlx, or16 targets julius 4922d 01h /openrisc/trunk/or1ksim/autom4te.cache/output.0
538 or1ksim updates. spr-def.h updates, Cygwin compile error fixes. julius 4948d 21h /openrisc/trunk/or1ksim/autom4te.cache/output.0
457 or1ksim - couple of ethernet peripheral updates, fixup of ethernet regression test so all tests pass again. julius 5082d 21h /openrisc/trunk/or1ksim/autom4te.cache/output.0
442 OR1Ksim - adding trace controlability by SIGUSR1 signal. julius 5099d 15h /openrisc/trunk/or1ksim/autom4te.cache/output.0
436 Or1ksim ethernet TAP updates. Ethernet test still failing. julius 5109d 11h /openrisc/trunk/or1ksim/autom4te.cache/output.0
428 or1ksim - adding preliminary PHY emulation to ethernet peripheral. julius 5119d 16h /openrisc/trunk/or1ksim/autom4te.cache/output.0
418 Or1ksim - adding new option when configuring memories, "exitnops" julius 5128d 00h /openrisc/trunk/or1ksim/autom4te.cache/output.0
233 New softfloat FPU and testfloat sw for or1ksim julius 5228d 13h /openrisc/trunk/or1ksim/autom4te.cache/output.0
226 Orksim floating point support additions, spr-defs.h updates, newlib cache init routines updated julius 5231d 18h /openrisc/trunk/or1ksim/autom4te.cache/output.0
202 Adding executed log in binary format capability to or1ksim julius 5244d 21h /openrisc/trunk/or1ksim/autom4te.cache/output.0
60 Mark Jarvin's patches to support Mac OS X (Snow Leopard). jeremybennett 5450d 20h /openrisc/trunk/or1ksim/autom4te.cache/output.0
19 Initial commit of Or1ksim 0.3.0 into the new repository jeremybennett 5663d 03h /openrisc/trunk/or1ksim/autom4te.cache/output.0

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.